OpenHW Group
CORE-V: Open Source RISC-V Cores Commercial Adoption
Lesson Learned

Rick O’Connor rickoco@openhwgroup.org
T @rickoco T @openhwgroup
www.openhwgroup.org
Outline

• OpenHW Group History
• OpenHW ~ 3 Years Later – Lessons Learned
  • Lesson 1 – Permissive Use
  • Lesson 2 – IP Quality
  • Lesson 3 – Roadmap & Ecosystem
• Summary
OpenHW Launch June 2019

- OpenHW Group Launch at ETH Zurich 11 June 2019
- 13 Initial Sponsors & 2 Projects
- [https://riscv.org/proceedings/2019/06/risc-v-workshop-zurich-proceedings/](https://riscv.org/proceedings/2019/06/risc-v-workshop-zurich-proceedings/)

OpenHW Group Initial Sponsors

**CORE-V™ Family of RISC-V Cores**

- Initial contribution of open source RISC-V cores from ETH Zurich PULP Platform
- Very popular, industry adopted cores
- OpenHW Group becomes official committer for these repositories

<table>
<thead>
<tr>
<th>Core</th>
<th>Bits/Stages</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RI5CY</td>
<td>32bit / 4-stage</td>
<td>A 4-stage core that implements the RV32IMC, has an optional 32-bit FPU supporting the F extension and instruction set extensions for DSP operations, including hardware loops, SIMD extensions, bit manipulation and post-increment instructions.</td>
</tr>
<tr>
<td>Ariane</td>
<td>64bit / 6-stage</td>
<td>A 6-stage, single issue, in-order CPU implementing RV64IMCD extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. It has configurable size, separate TLBs, a hardware PTW and branch-prediction (branch target buffer, branch history table and a return address stack).</td>
</tr>
</tbody>
</table>

© OpenHW Group
• **OpenHW Group** is a not-for-profit, global organization registered in Canada and Europe. The OpenHW ecosystem is driven by members (corporate & academic) and individual contributors where HW and SW designers collaborate in developing open-source cores, related IP, tools and SW such as the CORE-V Family of open-source RISC-V processors
  
  • International footprint with developers in North America, Europe and Asia
  • Providing an infrastructure for hosting high quality open-source HW developments in line with industry best practices
  • Strong support from industry, academia and individual contributors worldwide
Partner Ecosystem
104+ Members & Partners

© OpenHW Group
June 2023
Working Groups & Task Groups

• Board of Directors approves elected Chairs of Working Groups and has final approval of working group recommendations

• Technical Working Group
  • Cores Task Group
  • Verification Task Group
  • SW Task Group
  • HW Task Group

• Marketing Working Group
  • University Outreach Task Group

• OpenHW Asia Working Group
• OpenHW Europe Working Group

• Together with internal OpenHW Group engineering staff, member company development engineers (FTEs / ACs) establish and execute OpenHW Group projects
  • 20+ active projects across CORE-V RTL, Verification, GCC / LLVM, IDE, RTOS, FPGA, SoC, etc. with more projects in the pipeline
OpenHW Cores Task Group

- Chair: Arjan Bink, Silicon Laboratories
- Vice-Chair: Jérôme Quévremont, Thales Research & Technology
- develop feature and functionality roadmap and the open-source IP for the cores within the OpenHW Group such as the CORE-V Family of open-source RISC-V processors.
- Initial contribution of open-source RISC-V cores from ETH Zurich PULP Platform and the OpenHW Group is the official committer for these repositories.

<table>
<thead>
<tr>
<th>Core</th>
<th>Bits/Stage</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVE4</td>
<td>32bit / 4-stage</td>
<td>A family of 4-stage cores that implement, RV32IMFCXpulp, optional 32-bit FPU, instruction set extensions for DSP operations including HW loops, SIMD extensions, bit manipulation and post-increment instructions.</td>
</tr>
<tr>
<td>CVA6</td>
<td>32 &amp; 64bit / 6-stage</td>
<td>A family of 6-stage, single issue, in-order CPU cores implementing RV64GC extensions with three privilege levels M, S, U to fully support a Unix-like (Linux, BSD, etc.) operating system. The cores have configurable size, separate TLBs, a HW PTW and branch-prediction (branch target buffer, branch history table and a return address stack).</td>
</tr>
</tbody>
</table>
## Cores Roadmap

<table>
<thead>
<tr>
<th>Application Class</th>
<th>CORE</th>
<th>TRAJECTORY</th>
<th>2020</th>
<th>2021</th>
<th>2022</th>
<th>2023</th>
<th>2024</th>
</tr>
</thead>
<tbody>
<tr>
<td>CV32E40PVI</td>
<td>5</td>
<td>Q1 PC PA PF</td>
<td>Q2</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
</tr>
<tr>
<td>CV32E40PV2</td>
<td>5</td>
<td>Q1 PC PA PF</td>
<td>Q2</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
</tr>
<tr>
<td>CV32E40X</td>
<td>5</td>
<td>Q2 PL PA PF</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
<td>Q3</td>
</tr>
<tr>
<td>CV32E40S</td>
<td>5</td>
<td>Q2 PL PA PF</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
<td>Q3</td>
</tr>
<tr>
<td>CV32E20</td>
<td>5</td>
<td>Q2 PL PA PF</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
<td>Q3</td>
</tr>
<tr>
<td>CV32E1</td>
<td>4</td>
<td>Q1 PC PA PL</td>
<td>Q2</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
</tr>
<tr>
<td>CV32E0X</td>
<td>3</td>
<td>Q1 PC PA PL</td>
<td>Q2</td>
<td>Q3</td>
<td>Q4</td>
<td>Q1</td>
<td>Q2</td>
</tr>
</tbody>
</table>

**NOTE:**
- CV32A60X is RV32IMCA with C-VXIF support. 2023 target is TRL4. CVA6 family targets RV32.64/GC @ TRL5.
- CV32M4A softcore for FPGA.
- CV32E1, RV32E, and RV64I. Support for A, C, D, F, and M extensions, and optional caches, branch prediction, virtual memory, AMBA, AMBA, and peripherals.

---

**OpenHW Project Gates**

- **PC:** Project Concept
- **PL:** Project Launch
- **PA:** Plan Approved
- **PF:** Project Freeze

---

© OpenHW Group 2023
# OpenHW Collaboration Stats

## Summary

OpenHW Group has 55 repositories on GitHub, the latest 55 with user activity were loaded from GitHub's web service for this evaluation. OpenHW Group has pushed to 54 of these repositories. This is a high ratio congratulations!

10 different main languages were identified across all repos pushed to. The main language is the one with the largest amount of code in a given repository, as identified by GitHub’s linguist. Assuming a basic level of proficiency in all these languages OpenHW Group can be considered hyperpolyglot in the world of computer languages. SystemVerilog occurs most frequently - 14 times - as the main repo language.

The total number of forks across all pushed to repositories indicates that the GitHub projects OpenHW Group contributes to are actually used by other people.

## Rankings

### Languages

<table>
<thead>
<tr>
<th>Language</th>
<th>Forks</th>
<th>Active sources</th>
<th>Forked</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HTML</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C++</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Shell</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Java</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>JavaScript</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BOSS</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Makefile</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Issues

#### Core

- core-v-verif
- core-v-riscv
- fpga
- programs
- verif
- core-v-mcu
- force-riscv
- c6x
- core-v-core
- cvi
- c502e40p
- cvi
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x

### Forks

#### Core

- core-v-verif
- core-v-riscv
- fpga
- programs
- verif
- core-v-mcu
- force-riscv
- c6x
- core-v-core
- cvi
- c502e40p
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x

### Stars

#### Core

- core-v-verif
- core-v-riscv
- fpga
- programs
- verif
- core-v-mcu
- force-riscv
- c6x
- core-v-core
- cvi
- c502e40p
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x
- cvi502e40d
- cvi502e40x

© OpenHW Group
Silicon Labs OpenHW Leadership

“As a leader in secure, intelligent wireless technology for a more connected world, Silicon Labs products need efficient, low-cost, customizable processor cores to realize our customers’ performance requirements.

The OpenHW CORE-V CVE4 family of open-source RISC-V cores satisfy these requirements, and Silicon Labs has taken a leadership position within the OpenHW ecosystem to help drive the execution of various CORE-V CVE4 projects.

A range of Silicon Labs SoC products have adopted various CVE4 cores and have launched into high-volume production," said Daniel Cooley, Silicon Labs CTO & Board Member, OpenHW Group.
"In 2018, Thales joined the RISC-V Foundation to help design the RISC-V open instruction set and above all to rally manufacturers and academics around a subject that is crucial for our sovereignty.

In 2019, Thales was a founding member of the OpenHW Group and has taken a leadership role within open-source hardware communities to design processors for critical embedded systems, particularly in the aerospace, defence and cybersecurity sectors with a particular focus on the OpenHW CORE-V CVA6 processor.

Open-source solutions for hardware as well as software are becoming more integral than ever to Thales's innovation strategy." said Daniel Glazman, VP Software Technologies at Thales.
Open Source HW Adoption Lessons

• Lesson 1 - Permissive use
  • permissive open-source licensing and processes to minimize business and legal risks

• Lesson 2 - IP quality
  • harness community best-in-class design and verification methods and contributions

• Lesson 3 - Roadmap & Ecosystem
  • ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
HW Companies & Open Source

- Large Systems & Semiconductor companies have very deep patent portfolios
- Copyleft / GPL style licenses are generally seen to pose a greater risk of unwanted patent exposure
- Companies need to see commercial benefit to ‘give back’ and not be forced to give back through license terms
- Apache provides permissive terms with both copyright and patent grants – also, most HW companies have already accepted Apache for SW projects
- But is Apache enough?
**Solderpad Hardware License 2.1**

- A permissive open hardware license

- Based on, and acts as an exception to, Apache-2.0

- SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

- Covers physical hardware as well as open silicon and gateware

- Modifies, clarifies and extends various Apache definitions, and the scope of rights to explicitly cover hardware

- Not specifically OSI approved, but we know it falls within the OSI definition of “open source” because any licensee can treat as plain Apache-2.0

- [http://solderpad.org/licenses/SHL-2.1/](http://solderpad.org/licenses/SHL-2.1/)
Open Source HW Adoption Lessons

• Lesson 1 - Permissive use
  • permissive open-source licensing and processes to minimize business and legal risks

• Lesson 2 - IP quality
  • harness community best-in-class design and verification methods and contributions

• Lesson 3 - Roadmap & Ecosystem
  • ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
OpenHW Verification Task Group

• Chair: Simon Davidmann, Imperas
• Vice-Chair: Jean-Roch Coulon, Thales Silicon Security

• Develop best in class verification test bench environments for the cores and IP blocks developed within the OpenHW Group.
Industry Standard Tools

- Use industry standard languages and verification methods
  - SystemVerilog
  - UVM

- Open-Source projects need to fit easily into ecosystem companies’ existing EDA tool flow. Leverage the best commercial tools for the job

© OpenHW Group
Next Gen: universal UVM environment for CORE-V Verif
Open Source HW Adoption Lessons

• Lesson 1 - Permissive use
  • permissive open-source licensing and processes to minimize business and legal risks

• Lesson 2 - IP quality
  • harness community best-in-class design and verification methods and contributions

• Lesson 3 - Roadmap & Ecosystem
  • ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
SW Task Group

• Chair: Jeremy Bennett, Embecosm
• Vice-Chair: Yunhai Shang, Alibaba T-Head

• Define, develop and support SW tool chain, operating system ports and firmware for the cores and IP developed within the OpenHW Group

• SW TG active projects include: GCC / LLVM, IDEs, FreeRTOS, HAL, CORE-V MCU SDK, etc.
• CORE-V IDE is an open-source development under the SW TG at the OpenHW Group
• Eclipse based IDE for CORE-V development
• Includes the GCC Toolchain for CORE-V
• OpenOCD Debug Support
• “Ready-to-run” examples for Digilent FPGA boards
• Getting started guides
HW Task Group

- Chair: Hugh Pollitt-Smith, CMC Microsystems
- Vice-Chair: Tim Saxe, QuickLogic
- define, develop and support SoC and FPGA based evaluation / development platforms for the cores and IP developed within the OpenHW Group.
FPGA Emulation

- CORE-V projects leverage Digilent NexysA7 & Genesys2 FPGA boards for soft-core bring up for both CVE4 and CVA6 Families
• Real Time Operating System (e.g. FreeRTOS) capable ~300+MHz CV32E4 MCU
• Embedded FPGA fabric with hardware accelerators from QuickLogic
• Multiple low power peripheral interfaces (SPI, GPIO, I2C, HyperRAM, CAMIF, etc) for interfacing with sensors, displays, and connectivity modules
• Built in 22FDX with
OpenHW® CORE-V® MCU DevKit

- CORE-V MCU SoC
  - CV32E40P processor core
  - Quicklogic ArticPro eFPGA
  - Global Foundries 22FDX
- Ashling Opella-LD onboard JTAG debug module
- USB-C for terminal and onboard debug access
- JTAG connector for external debug access
- Espressif AWS IoT ExpressLink Module for AWS IoT cloud interconnect
- mikroBUS onboard socket, allowing access to a vast range of mikroBUS modules
- 40 pin expansion header
- I2C temperature sensor
- Early Access CORE-V MCU DevKits can be reserved on the GroupGets campaign page (quantities are limited)
CVA6 – dual core SMP Linux on Genesys2

OpenPiton

CVA6-SDK
Open HW ~3 Years Later
Lessons Learned

• Lesson 1 - Permissive use
  • permissive open-source licensing and processes to minimize business and legal risks

• Lesson 2 - IP quality
  • harness community best-in-class design and verification methods and contributions

• Lesson 3 - Roadmap & Ecosystem
  • ensure availability of IDE, RTOS / OS ports, physical design etc. and create a roadmap of cores covering a range of PPA metrics
• OpenHW Group & CORE-V Family of open-source RISC-V cores for use in high-volume production SoCs
  • Visit www.openhwgroup.org for community information
  • Visit OpenHW GitHub https://github.com/openhwgroup for projects
  • Learn more at OpenHW TV

• Follow us on Twitter @openhwgroup & LinkedIn OpenHW Group