

Performance Modeling of CVA6 with Cycle-Based Simulation

Côme Allart^{1,2,*}, Jean Roch Coulon², André Sintzoff², Olivier Potin¹ and Jean-Baptiste Rigaud¹

¹Mines Saint-Étienne, CEA, Leti, Centre CMP, F-13541, Gardanne, France


²Thales DIS, Meyreuil, France

*come.allart@thalesgroup.com

CONTEXT

- CVA6¹: a 32- or 64-bit RISC-V application processor
- In-order, single-issue, 6-stage pipeline
- Has been developed at ETH Zurich as Ariane
- Now maintained by OpenHW Group
- Current performance is **3.09 CoreMark/MHz**


How to improve performance further?



¹<https://github.com/openhwgroup/cva6>

CYCLE-BASED MODEL

- **Goal** Easily evaluate architecture improvements
- **Input** RVFI trace from CVA6 (committed instructions only)
- **Output** Cycle-annotated RVFI trace
- **Issue** Check for interactions between instructions
- **Execute** Mark as done, delay according to instruction
- **Commit** Check for done mark




MEASURING MODEL ACCURACY

- Using 2nd iteration of CoreMark
- For each instruction i
 - Commit cycle: t_i
 - Duration since previous commit: $\Delta t_i = t_i - t_{i-1}$
- Compare with RTL
- Count of correct results: $\#\{i \mid \Delta t_i^{\text{Model}} = \Delta t_i^{\text{RTL}}\}$
- Number of executed instructions: $\#\{i\}$

$$\text{Accuracy} = \frac{\#\{i \mid \Delta t_i^{\text{Model}} = \Delta t_i^{\text{RTL}}\}}{\#\{i\}} = 99.2\%$$

EXTRAPOLATING PERFORMANCE

- Configurable model: up to N issues & M commits/cycle
- 2-issue, 2-commit: **4.54 CoreMark/MHz**
- No additional structural hazards considered yet
- No additional optimisations considered yet



PERSPECTIVES

- **Goal** Go further than **4.54 CoreMark/MHz**
 - Exploration of superscalar microarchitectures
 - Performance evaluation using the model
 - Implement the chosen superscalar architecture