

# Keynote: The RISC-V Verification Ecosystem with Open Standards and Commercial Tools

Jon Taylor jont@imperas.com

Director of Product Development, Imperas Software

Thame, Oxfordshire


June 6, 2023

#### Introduction to RISC-V



#### Spoiler alert

- Its not a processor
- Its not open source
- Its not free



#### **Big Numbers**



- 131,000,000 circumference of the earth in feet
- 100,000,000,000
  the number of stars in the milky way
- 6,000,000,000,000
  - the number of miles in one light year
  - 20,000,000,000 the total net worth in the world, in dollars (M2)
- 1,000,000,000,000,000 number of verification cycles Arm applies to one core

#### The RISC-V Disconnect




RISC-V Core User Expects core quality to be the same as Arm

> RISC-V Core Developer Unlikely to have resources needed be able to develop all the technologies required to perform the same level of verification as Arm

#### Scaling RISC-V Verification



How can we scale in-depth, proprietary processor verification experience, tools and methodology across the RISC-V community?



RISC-V Summit Europe 2023

#### **Ecosystems**

- All electronic products are now defined by their SW
- Not just their operation, but their environments and lifecycles
  - Interconnected, cloud access, over air updates, improvements, ...
- What used to be a challenge for devices, is now a systems problem
- Yes we need an ISA, and a focused team for its development
- Yes we need SW, and its ecosystem and partnerships
- But if the devices don't work as needed, then there is nothing...
- And if the cores/processors are not as expected... the systems fail
- So alongside ISA, and SW, we have a third huge ecosystem to create: verification



# Putting processor verification into context....



#### 1,000,000,000,000,000

The number of verification cycles Arm uses when verifying an Arm core

- SystemVerilog simulator executes 2,000 cycles / second => 15,000 SystemVerilog simulators running for 1 year
- HW emulator or FPGA runs at 1,000,000 cycles / second ⇒30 years of running needed...
- OK so this is for a high performance OoO, MP, VM core (full apps processor)
  - Embedded processors will be an order of magnitude less...

#### How do others do it

- Intel, Arm
  - MIPS, PowerPC, SPARC, ...
- Well they developed all needed tools/solutions – internally – proprietary – for their internal usage...
- They had 100s of people involved and spent \$100Ms each year on it...

[and they have far less configuration and don't have custom instructions and other extensibility available with RISC-V... and they had the advantage of single source control of the RTL...]





# imperas

#### RISC-V Summit Europe 2023

#### What did they spend their \$100Ms/year on...

- Tools
- Verification IP
- Models
- Methodology
- Infrastructure
- Tests
- [and also formal tools and correct-by-construction flows]

And what they did not buy in – they built internally... with 100s of people...





# So we have to accept – RISC-V has a problem... And that problem... is ... verification

RISC-V Summit Europe 2023

#### Some "facts"...



- Almost all ISAs are no longer used...
- Under a quarter of tapeouts work first time\* (and cost \$ to re-spin)
- Most semiconductor start-ups fail to return interesting \$ to investors...

#### Life is already hard!

\*Wilson Research Group report, 2022

#### So what can we do in RISC-V?



- In the RISC-V world, it is unlikely that one company can spend the \$ or can hire the people to develop all they need...
  - [Arm relies on ISA / design royalty, Intel relies on silicon sale...]
- Partner / Collaborate in non-competitive areas
- Attract players into the verification ecosystem to develop needed solutions
- Build standards to facilitate re-use and efficiency
- If it does not differentiate your product offering / company
  - You can collaborate externally
  - You can license commercial tools

#### Imperas

- 2008 developed world class processor modeling & simulation solutions for many ISAs for virtual prototyping and software development
  - A good, growing, and profitable business
  - 2016 started looking at RISC-V
  - 2018 RISC-V processor developers started using Imperas as reference for their hardware verification
  - For last 5 years have been assisting companies with their RISC-V DV needs
  - For last 3 years started working collaboratively with free and open source solutions
    - e.g. OpenHW Group open source highly verified industrial quality RISC-V cores
  - For last 2 years working on RISC-V verification standards and advanced methodologies

arn

ARC PSWCPP





tensilica

Imperas

MIPS

So what have we learnt in last 4 years... There are many methodologies for 'verification' of new processors

- Does a program run? 'hello world' tests
- Is there simple correct computation? 'self checking tests'
- Signature checking 'post simulation signature dump compares'
- Trace log checking 'post simulation trace file compare'
- Simple step and compare co-simulation 'instruction retire compare'
- Advanced, e.g. commercial solutions 'async-lock-step-compare'
- [Note: this discussion is only about dynamic simulation verification there are of course many excellent commercial formal verification solutions]



"Compliance"

Verification

- Tools needed to create a good DV environment
  - Test bench / framework / Verification IP
  - Models
  - Coverage recording & reporting tooling
  - HDL Simulators
  - Tests
  - Test generators
  - Cross-compilers
  - Software debuggers
  - Formal tools
  - Regression testing / job run framework
  - •



- Tools needed to create a good DV environment
  - Test bench / framework / Verification IP
  - Models
  - Coverage recording & reporting tooling
  - HDL Simulators
  - Tests
  - Test generators
  - Cross-compilers
  - Software debuggers
  - Formal tools
  - Regression testing / job run framework

core bespoke core bespoke industry standards core bespoke ISA bespoke ISA bespoke ISA bespoke ISA bespoke industry generic

...

- Tools needed to create a good DV environment
  - Test bench / framework / Verification IP
  - Models
  - Coverage recording & reporting tooling
  - HDL Simulators
  - Tests
  - Test generators
  - Cross-compilers
  - Software debuggers
  - Formal tools
  - Regression testing / job run framework
  - •



core bespoke core bespoke industry standards (SystemVerilog) core bespoke ISA bespoke (buy in..., e.g. Valtrix) ISA bespoke (GCC, LLVM projects) ISA bespoke (GCC, LLVM projects) ISA bespoke industry generic (...)

- Tools needed to create a good DV environment
  - Test bench / framework / Verification IP
  - Models
  - Coverage recording & reporting tooling
  - HDL Simulators
  - Tests
  - Test generators
  - Cross-compilers
  - Software debuggers
  - Formal tools
  - Regression testing / job run framework
  - •



core bespoke core bespoke industry standards (SystemVerilog) core bespoke ISA bespoke (buy in..., e.g. Valtrix) ISA bespoke (GCC, LLVM projects) ISA bespoke (GCC, LLVM projects) ISA bespoke (SystemVerilog) industry generic (...)

- Tools needed to create a good DV environment
  - Test bench / framework / Verification IP
  - Models
  - Coverage recording & reporting tooling
  - HDL Simulators
  - Tests
  - Test generators
  - Cross-compilers
  - Software debuggers
  - Formal tools
  - Regression testing / job run framework
  - •




core bespoke core bespoke core bespoke

industry standards (SystemVerilog) core bespoke (standard .S etc.) ISA bespoke (buy in..., e.g. Valtrix) ISA bespoke (GCC, LLVM projects) ISA bespoke (GCC, LLVM projects) ISA bespoke (SystemVerilog) industry generic (...)

- Imperas Tools needed to create a good DV environment – for specific ISA extensions, customizations, and implementations
  - Test bench / framework / Verification IP
  - Models
  - Coverage recording & reporting tooling
- These need creating and adapting and focusing on the core being verified
- AND we don't want to have to re-create them for each core... by each team, by each company
- We need to develop these in such a way that they are
  - Configurable without (too many) source edits
  - Extendable to exploit freedoms of RISC-V
  - Develop them to be re-used
- And that is where standards come in...

#### Adopting RVVI allows much re-use

RISC-V Verification Interface (https://github.com/riscv-verification/RVVI)




**Imperas** 

- Uses open standard RVVI
- Allows re-use of test bench VIP components
- Allows re-use of configured reference models
- Allows use of external components such as Functional Coverage

=> Just requires a core specific 'tracer' to interface DUT into RVVI

#### **OpenHW Functional Coverage requirements project**

riscvISACOV (https://github.com/riscv-verification/riscvISACOV)



 Requires a configurable generator

Generated SystemVerilog source

© 2023 Imperas Software Ltd.

**RISC-V Summit Europe 2023** 


...

User

Imperas

### OpenHW Functional Coverage - using RVVI standard & generated SystemVerilog source

## mperas



 Can just 'plug-in' the generated functional coverage and connect to the RVVI

© 2023 Imperas Software Ltd.

RISC-V Summit Europe 2023

#### Summary



- RISC-V processors need to be high quality
- High quality means a lot of verification resources
- High quality needs advanced verification methodologies
- Efficiency needs standards and re-use
- RISC-V industry needs to invest in verification ecosystem to complement ISA and SW ecosystems

#### Conclusions...



- If we fail in this verification challenge, RISC-V will fail to achieve its potential
- Collaboration works well in RISC-V
  - In ISA
  - In SW
- Verification for RISC-V processors needs to become an industry focus
  - Verification collaboration is starting
  - e.g. new projects in OpenHW Group Verification Task Group starting



## Thank you!

For more information please contact us at

info@imperas.com

www.imperas.com/riscv

© 2023 Imperas Software Ltd.

RISC-V Summit Europe 2023