



Enhancing the RISC-V Trace Encoder to verify the controlflow and code execution integrity


Anthony ZGHEIB, Olivier POTIN, Jean-Baptiste RIGAUD, Jean-Max DUTERTRE and Pierre-Alain MOELLIC

RISC-V Summit Europe, Barcelona, Spain

June 6, 2023































- It compresses, at runtime, the sequence of discontinuities executed by the RISC-V core, **representing the program behavior**, into trace packets.
- Used by developers for debug purposes.
- Embedded debug module designed by RISC-V foundation [6].






\mathbf{PC}	Instruction	Assembly Code
0x22c	00008067	\mathbf{ret}
0x374	00412783	lw a5,4(sp)




PC	Instruction	Assembly Code	
0x22c	00008067	\mathbf{ret}	h
0x374	00412783	lw a5,4(sp)	Sent Packet
			$Reported_Address=0x374$












• Is it possible to use the TE to check the program behavior and detect FIA?


Anthony ZGHEIB


RISC-V Summit Europe 2023, Barcelona, Spain


















- Verification process starts when a packet is sent.
- Navigation through static data and constitution of the program's followed path.






- Verification process starts when a packet is sent.
- Navigation through static data and constitution of the program's followed path.






- Verification process starts when a packet is sent.
- Navigation through static data and constitution of the program's followed path.






- Verification process starts when a packet is sent.
- Navigation through static data and constitution of the program's followed path.





- Verification process starts when a packet is sent.
- Navigation through static data and constitution of the program's followed path.





Covered threats

- Changing the return address of a function Backward Edge Attacks (BEAs).
- Instruction skip on a function call.



Covered threats

- Changing the return address of a function Backward Edge Attacks (BEAs).
- Instruction skip on a function call.

Limitation

- Corruption of a **discontinuity instruction** (e.g bne => beq).
- Corruption of **any** non discontinuity instruction.
- Protection of the instructions execution till the first pipeline stage (Fetch stage).



Covered threats

- Changing the return address of a function Backward Edge Attacks (BEAs).
- Instruction skip on a function call.


Limitation

- Corruption of a **discontinuity instruction** (e.g bne => beq).
- Corruption of **any** non discontinuity instruction.
- Protection of the instructions execution till the first pipeline stage (Fetch stage).


What do we propose?

• Enhancing the **TE standard** to cover more fault models.









- A packet is now sent after **each** discontinuity instruction.
- Signature modules are added to the circuit.
- TE module adapted while respecting the retro-compatibility.



Example - Code and Control-Flow Integrity (CCFI) mode

• A packet is sent after **each** discontinuity with a Basic Block (BB)¹ signature.


\mathbf{PC}	Instruction	Assembly Code]
0x22c	00008067	\mathbf{ret}	հ
0x374	00412783	lw a5,4(sp)	T
			Sent Packet
			$Reported_Address=0x374, BB_Signature=0x14d5698$

¹ BB is a set of successive instructions where their execution is done consecutively and in order.

Enhancing the TE standard to improve fault coverage

Example - Code and Control-Flow Integrity (CCFI) mode

• A packet is sent after **each** discontinuity with a Basic Block (BB)¹ signature.



 1 BB is a set of successive instructions where their execution is done consecutively and in order.


cea leti

Une école de l'IM

Enhancing the TE standard to improve fault coverage

Example - Code and Control-Flow Integrity (CCFI) mode

• A packet is sent after **each** discontinuity with a Basic Block (BB)¹ signature.




¹ BB is a set of successive instructions where their execution is done consecutively and in order.


cea leti

Une école de l'IM



 We simulated FIA and experimental EMFI on RV32IMC instructions and IBEX RISC-V core on FPGA.







- SFC: Skip on Function Calls
- BEA: Backward Edge Attack
- SBI: Skip on Branch Instructions
- CDI: Corruption of a Discontinuity Instruction
- CI: Corruption of any Instruction
- PIE: Protection of Instruction Execution in the micro-architecture.
- VL: Verification Latency



- \bullet The TE compliant solution [11] detects skip attacks on function calls / returns.
- Solutions with the TE standard enhancement detect corruption of any instruction (CCFI) [10] and attacks on microarchitectural signals (CFEI) [12].



- \bullet The TE compliant solution [11] detects skip attacks on function calls / returns.
- Solutions with the TE standard enhancement detect corruption of any instruction (CCFI) [10] and attacks on microarchitectural signals (CFEI) [12].
- No software overhead as the TV implementation does not modify the user code nor the RISC-V compiler.



- \bullet The TE compliant solution [11] detects skip attacks on function calls / returns.
- Solutions with the TE standard enhancement detect corruption of any instruction (CCFI) [10] and attacks on microarchitectural signals (CFEI) [12].
- No software overhead as the TV implementation does not modify the user code nor the RISC-V compiler.
- Check how indirect calls could be treated in our approach.
- Enable the branch prediction feature.
- Upgrade the TE-based solutions to handle interruptions and core exceptions.





Thank you for your attention!

This research is part of the Projet COFFI: ANR-18-CES39-003



- Thomas Chamelot, Damien Couroussé, and Karine Heydemann. "SCI-FI: control signal, code, and control flow integrity against fault injection attacks". In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. 2022, pp. 556–559.
- [2] Jean-Luc Danger et al. "CCFI-Cache: A Transparent and Flexible Hardware Protection for Code and Control-Flow Integrity". In: 2018 21st Euromicro Conference on Digital System Design (DSD). 2018 21st Euromicro Conference on Digital System Design (DSD). Aug. 2018, pp. 529–536. DOI: 10.1109/DSD.2018.00093.



- [3] Asmit De et al. "Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V". In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39.12 (Dec. 2020). Conference Name: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 4453–4465. ISSN: 1937-4151. DOI: 10.1109/TCAD.2020.2984407.
- [4] Ruan De Clercq et al. "SOFIA: software and control flow integrity architecture". In: *Computers & Security* 68 (2017), pp. 16–35.
- [5] Leila Delshadtehrani et al. "Nile: A programmable monitoring coprocessor". In: *IEEE Computer Architecture Letters* 17.1 (2017), pp. 92–95.
- [6] RISC-V. Working Draft of the RISC-V Processor Trace Specification. URL: https://github.com/riscv/riscv-trace-spec (visited on 11/29/2020).



- Olivier Savry, Mustapha El-Majihi, and Thomas Hiscock. "Confidaent: Control FLow protection with Instruction and Data Authenticated Encryption". In: 2020 23rd Euromicro Conference on Digital System Design (DSD). 2020 23rd Euromicro Conference on Digital System Design (DSD). Aug. 2020, pp. 246–253. DOI: 10.1109/DSD51259.2020.00048.
- [8] Mario Werner et al. "Sponge-based control-flow protection for IoT devices". In: 2018 IEEE European Symposium on Security and Privacy (EuroS&P). IEEE. 2018, pp. 214–226.
- [9] Shaza Zeitouni et al. "Atrium: Runtime attestation resilient under memory attacks". In: 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. 2017, pp. 384–391.



[10] Anthony Zgheib et al. "A CCFI Verification Scheme Based on the RISC-V Trace Encoder". In: Constructive Side-Channel Analysis and Secure Design: 14th International Workshop, COSADE 2023, Munich, Germany, April 3–4, 2023, Proceedings. Springer. 2023, pp. 42–61.

 [11] Anthony Zgheib et al. "A CFI Verification System based on the RISC-V Instruction Trace Encoder". In: 2022 25th Euromicro Conference on Digital System Design (DSD). 2022, pp. 456–463. DOI: 10.1109/DSD57027.2022.00067.

[12] Anthony Zgheib et al. "CIFER: Code Integrity and control Flow verification for programs Executed on a RISC-V core". In: 2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE. 2023, pp. 100–110.

Comparison of our solution with related works


Solution	FIXER [3]	NILE [5]	SOFIA [4]	SCFP [8]	CONFIDAENT [7]	CCFI-Cache [2]	ATRIUM [9]	SCI-FI [1]	TE-CFI [11]	TE-CCFI [10]	TE-CFEI [12]
No User Code Modification	×	×	×	×	×	×	\	×	 Image: A start of the start of	~	× .
No Compiler Modification	 Image: A second s	X	 Image: A start of the start of	×	X	×	√	×	 Image: A start of the start of	~	× .
No Pipeline Modification	 Image: A start of the start of	 Image: A start of the start of	X	X	×	 Image: A second s	 Image: A start of the start of	×	 Image: A second s	~	× .
No Performance Overhead	X	X	X	X	X	×	×	X	 Image: A start of the start of	V	×
Backward Edge Protection	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	 Image: A second s	>	 Image: A start of the start of	 Image: A start of the start of	~	~
Forward Edge Protection	 Image: A start of the start of	X	×	 Image: A start of the start of	 Image: A start of the start of	(×)	×	×	×	×	×
Code Integrity	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	 Image: A start of the start of	√	>	 Image: A start of the start of	×	~	~
Code Execution Integrity	×	×	×	×	×	×	×	 Image: A start of the start of	×	X	~
Code Confidentiality	×	×	 Image: A start of the start of	 Image: A second s	 Image: A start of the start of	×	×	×	×	×	×

cea leti

MINES Saint-Étienne

Comparison of our solution with related works

Une école de l'IMT											
Solution	FIXER [3]	NILE [5]	SOFIA [4]	SCFP [8]	SCI-FI [1]	CONFIDAENT [7]	CCFI-Cache [2]	ATRIUM [9]	TE-based CFI [11]	TE-CCFI [10]	TE-CFEI [12]
Code Size (%)	N/A	N/A	141	19.8	25.4	<36	<30	0	0	0	0
Performance (%)	1.5	<3	110	9.1	17.5	<36	32	<22.7	0	0	0
Hardware Area (%)	2.9	15	28.2	N/A	<23.8	N/A	10	<20	$<\!\!17.1$	<27,9	<35,1



Anthony ZGHEIB

cea leti

MINES Saint-Étienne

RISC-V Summit Europe 2023, Barcelona, Spain




3 Steps

- Static analysis of the binary application code (1).
- Generation of metadata related to these instructions (2).
- CFI Verification with external HW module (3).



3 Steps

- Static analysis of the binary application code (1).
- Generation of metadata related to these instructions (2).
- CFI Verification with external HW module (3).





3 Steps

- Static analysis of the binary application code (1).
- Generation of metadata related to these instructions (2).
- CFI Verification with external HW module (3).

