Android on RISC-V Progress & Updates

Lars Bergstrom, PhD Director of Engineering, Android





Google wants RISC-V to be a "tier-1" Android architecture

Google's keynote at the RISC-V Summit promises official, polished support.

RON AMADEO - 1/3/2023, 3:14 PM






Android is an open source operating system


AOSP is the corresponding open source project led by Google


Documentation and source code needed to build, customize, port to new hardware, and meet compatibility requirements are available at:

> https://source.android.com https://android.googlesource.com



Status of Android on RISC-V






Still no product announcements...



But we're far more ready for *your* products!


Key areas of progress in 2023

Thanks to the entire ecosystem!



Profiling works (again, prebuilts coming soon)

Emulation - Getting Started with Cuttlefish for RISC-V



https://github.com/google/android-riscv64

- \$ lunch aosp_cf_riscv64_phone-userdebug
 \$ m -j
- \$ launch_cvd -cpus=8 -memory_mb=8192

Then, use vncviewer to connect



Emulation - Cuttlefish for RISC-V Roadmap

Today


- Cuttlefish prebuilt bootloader and kernels added to AOSP
- Lunch targets for phone, slim & minidroid added to AOSP
- Builds available from <u>ci.android.com</u>
- Phone target can reach boot complete in 8 minutes with QEMU TCG on a fast PC


Soon

- Scalable testing with accelerated GPU + QEMU on server platforms
- Reduced boot time and reduced flakiness

Later

- Scalable testing with host-side SwiftShader and QEMU on GCP
- Hardware virtualization, crosvm support





Platform - Bionic optimization

As on other platforms, either SIMD or vector optimizations are required for efficient string and memory copy, zeroing and permutation options

- memchr, memcmp, memcpy...
- strcat, strcmp, strcpy,...

Optimizations for libm are also available

• fabs, ceil, floor, fmax/fmin, round, etc.

Android Open Source Project CHANGES - YOUR - I	DOCUMENTATION - BROWSE - Q				
Active ☆ 2606625 - Implement rvv version mem* a	nd str* for riscv64 🛛 🛛 🗸 CODE-REVIEW+2 💥 REBASE 🧔				
Change Info SHOW ALL ~	REPLY				
Owner Image: Several sev	Implement rvv version mem* and str* for riscv64				
CC Aditya	Add vector version mem* and str* functions and only build them when the vector extension is enabled. The original implementation comes from				
Repo Branch <u>platform/bionic</u> <u>master</u>	<u>https://github.com/sifive/sifive-libc</u> , which we agree to contribute to the Android Open Source Project.				
Submit Requirements O Code-Review [+1]	Test: mma				
Presubmit-Verified No votes	Change-Id: <u>I11b671a5bc571d7c783a657f272f282df7d16c29</u> Signed-off-by: Yun Hsiang				
Code-Owners 19 pending ADD OWNERS Open-Source-Licensing 1	🖌 EDIT				
 ✓ Lint ☑ 1 	Comments (3 resolved				
Links <u>builds</u>	Checks () Open-source Licensi () 21 (?) 9				
<u>automerger</u>	RUN PRESUBMIT				
Files Comments	Checks Where is my CL 🛸				
Base \bullet → Patchset 2 \bullet Q <u>40a82d0</u> []					
Owners File	Comments Size Delta Cov. ΔCov.				
Commit message					
Ce Mibc/Android.bp	■ +21 -0				
A libc/arch-riscv64/dynamic_function_dispatch.cp	pp +107 -0				

Platform - Toolchain & Compilation

We're mostly focused on ABI changes at the moment:

- Emulated TLS (<u>https://reviews.llvm.org/D147834</u>)
- TLSDESC (change coming soon)
- Future-compatible atomics (<u>https://reviews.llvm.org/D149486</u>)

Autovectorization is a top priority

- Required for many libraries such as Skia and benchmark suites such as Geekbench
- Increased complexity with multiple potential implementations and many different cross-ISA considerations

[LV, VP] RFC: VP intrinsics support for the Loop Vectorizer (Proof-of-Concept)



ails	
Reviewers	O rogfer01
	⊘ simoll
	O sdesmalen
	O dmgreen
	⊖ craig.topper
	🔎 bmahjour
	O hussainjk
	O cameron.mcinally
	O vkmr
	O reames
	O Ayal
	X evandro

■ SUMMARY

Abstract

As Vector Predication intriniscs are being introduced in LLVM, we propose extending the Loop Vectorizer to target these intrinsics. SIMD ISAs such as RISC-V V-extension, NEC SX-Aurora and Power VSX with active vector length predication support can specially benefit from this since there is currently no reasonable way in the IR to model active vector length in the vector instructions.

ISAs such as AVX512 and ARM SVE with masked vector predication support would benefit by being able to use predicated operations other than just memory operations (via masked load/store/gather/scatter intrinsics).

This patch shows a proof of concept implementation that demonstrates Loop Vectorizer generating VP intrinsics for simple integer operations on fixed vectors.

Details and Strategy

Libraries - libpng

Updated image processing libraries!

But, work remains around helping with upstream CI/testing especially for important optimizations. ome / Browse / LIBPNG: PNG reference library / Code LIBPNG: PNG reference library Code Brought to you by: cosmin, glennrp Files Reviews Code Summary Support Tickets -News Code Merge Request #9: Added optimized RISC-V Vector functions (open) **Browse Commits** Dragos Tiselice wants to merge 1 commit from /u/dragostis/libpng/ to master, 2023-05-24 Fork I added optimized functions and build rules for RISC-V Vector Merge Requests (3) I'm not so sure about how to run this in CI though. Any thoughts? Forks (16) Commit Date [13fedb] (riscv-vector) by 뵢 Dragos Tiselice 2023-05-02 10:36:08 Tree Branches Added optimized RISC-V Vector functions.

Languages - Dart on RISC-V

Dart: fast apps on any platform

Dart, with Flutter, powers more than 1M apps in Google Play, e.g.:

• Alibaba, BMW, ByteDance, eBay, Google, Tencent, ...





Dart is

- Memory-safe, garbage-collected
- JIT for dev, AOT for prod: ARM, x86
- Experimental RISC-V on android/riscv64

•	rmacnak@rmacnak: ~	Q = - • ×
rmacnak@rmacnak :∼\$ adb shell \$ cd /data/local/tmp		
\$ uname -m riscv64	# Check this i	s a RISC-V device
\$ cat hello.dart import "dart:ffi";		
<pre>main() { print("Hello, \${Abi.current() } }</pre>	}!");	
} \$./dart hello.dart Hello, android_riscv64!	# Run JIT from	source
\$./dart hello.dill Hello, android_riscv64!	# Run JIT from	kernel (ASTs)
<pre>\$./dart_precompiled_runtime he Hello, android_riscv64! \$ </pre>	llo.elf # Run AOT from?	ELF (machine code)

The Android ABI for RISC-V





What is Android Compatibility?

Establish an open platform for developers to build innovative applications

Provide a consistent application and hardware environment to application developers.

Enable a consistent application experience for consumers.

Enable device manufacturers to differentiate while being compatible.

Minimize costs and overhead associated with compatibility.

Key point: the Android Open Source Project is free to use and build products and even ecosystems without being "Android-compatible"!

source



Ensuring Application Compatibility

CDD - Compatibility Definition Document

• Ensures a compatible API surface for application developers

CTS - Compatibility Test Suite

- Validate Android compatibility requirements (CDD)
 - CTS: the primary, automated test suite
 - CTS Verifier: for manual tests which cannot be automated (minimize wherever possible)
- Open sourced; develop and release per API level
- Essential tools Google uses to approve partner device launch
- Must pass this to be considered "Android-compatible"

Additional test suites

ATS	Required for Automotive partners to verify compliance.
BTS	• Security scans on preloaded system apps and system image.
GTS	Google Mobile Services & look / feel validation.
ITS	Image Test Suite
MTS	Mainline test suite.
STS	Security test suite.
TVTS	Required for Android TV partners.
WTS	Required for Wearable partners.
VTS	Required for hardware / chipset validation.

Android Profiles

Supported ABI will be added to the CDD list per top-right ("riscv64", with no 32bit equivalent)

Will be linked to the descriptive text in the NDK Supported ABIs

- All "supported instruction sets" will be a combination of
 - A RISC-V profile (probably RVA22)
 - Ratified extensions (probably vector + vector crypto)
 - Intentional omissions: SIMD, Scalar Crypto

Will require Android-compatible devices to be conforming hardware

- Must correctly implement the RISC-V ISA
- Must not misuse elements of the encoding space reserved for future extensions

Platforms (but not applications!) can take advantage of RISC-V features in the reserved vendor space

- [C-0-3] MUST be source-compatible (i.e. header-compatible) and binary-compatible (for the ABI) with each
 required library in the list below.
- [C-0-5] MUST accurately report the native Application Binary Interface (ABI) supported by the device, via the android.os.Build.SUPPORTED_ABIS, android.os.Build.SUPPORTED_32_BIT_ABIS, and android.os.Build.SUPPORTED_64_BIT_ABIS parameters, each a comma separated list of ABIs ordered from the most to the least preferred one.
- [C-0-6] MUST report, via the above parameters, a subset of the following list of ABIs and MUST NOT report any ABI not on the list.

• [C-0-7] MUST make all the following libraries, providing native APIs, available to apps that include native code:


- armeabi (no longer supported as a target by the NDK)
- armeabi-v7a
- arm64-v8a
- x86

iro

• x86-64

developer.android.com	n/ndk/guides/abis						
S 🚈 Platform	Multidevice	Google Play	Docs	More 👻	Q	Search	Language Language
	Support	ed ABIs					
		and supported instruct	tion sets.				
h other build	ABI	Supp	orted Inst	ruction Sets		Notes	
K into your own 🖄	armeabi-v	• Th				Incompatible with ARMv5,	/v6 devices.
nd CPUs	arm64-v8a	• AA	rch64				
Code	x86	• x8 • Mi • SS • SS	E/2/3			No support for MOVBE or	SSE4.
sion properties	x86_64	• x8 • M1 • SS • SS	4X E/2/3 SE3				
file		• SS • PC	E4.1, 4.2 PCNT				

Looking to the future





RISC-V Android ABI Progress and Wishlist

See our current progress here: <u>https://github.com/google/android-riscv64</u>

Known issues here: https://github.com/google/android-riscv64/issues

Join the Android SIG mailing list and come to the monthly meetings for more: https://lists.riscv.org/g/sig-android

What's next after "rva22 + vector + vector crypto"?

First: need to make sure to land vector crypto!


• Still haven't voted on ratification at time of writing (<u>https://github.com/riscv/riscv-crypto/releases</u>)

Very excited for platform support for the following extensions, but unclear if it's required for Android applications as well...

- Zjid instruction/data consistency for JIT
- Zisslpcfi for security
- Zjpm pointer masking for hwasan
- Hans Boehm's proposed new atomics
- bfloat16 vector support

The road ahead for AOSP and RISC-V

Continuing to build out features & performance



Upstream at RISC-V International

Collaborating on innovation

Security is a key area where we are looking to collaborate more

- How do we help secure & isolate the tens of components on the SoC from each other and other workloads?
- Memory safety issues and side channels heavily affect code, especially native how can we isolate it?

Several technologies we are very interested in

- TEE
 - How do we protect the execution of privacy and securitysensitive operations?
- WorldGuard
 - Can we isolate some of the hardware components from each other more rigorously?
- CHERI
 - Software compartmentalization via processes is one of the highest memory and latency costs on Android!
 - Are there hardware mechanisms for providing better spatial isolation of memory?

source

androic



Goal: Accelerate open source SW for RISC-V architecture

How: Align on highest priorities & avoid (accidental) duplication of work



Focus Areas




Coordination and collaboration among the RISE members is across an array of software areas to deliver high quality and high performance implementations for RISC-V software.

Compilers & Toolchains	LLVM, GCC	
System Libraries	Glibc, OpenSSL, OpenBLAS, LAPACK, OneDAL, Jemalloc	
Kernel & Virtualization	Linux, Android	
Language Runtimes	Python, OpenJDK/Java, V8	
Linux Distro Integration	Ubuntu, Debian, RHEL, Fedora, Alpine	
Debug & Profiling Tools	Performance profiles, DynamoRIO, Valgrind	
Simulator/Emulators	QEMU, SPIKE	
System Software	UEFI, ACPI	



Working Model

RISE is a *tool* to prioritize and bring more resources to help address gaps



For each Action, complete work in responsible upstream project (e.g., LLVM)

🔺 RISE

Examples of RISE Efforts

Simulator/ Emulator QEMU for helping test features & prove out ahead of hardware support

- AIA support
- AIA support enhancements IRQ filtering
- Vector Cryptography support
- WorldGuard support



A.7 compatible atomics mappings







RISE is focused on positive and transparent collaborations with upstream projects to deliver commercial-ready software for various use cases


RISE Membership requires Linux Foundation Europe membership & RISC-V International membership.

> We are excited for your team to join this journey! riseproject.dev



Learn more & contribute

Many ways to participate in Android on RISC-V!



Visit https://source.android.com/d ocs/setup/contribute Participate in the Android SIG here at RISC-V International sig-android@lists.riscv.org

https://lists.riscv.org/g/sigandroid Ensure the software ecosystem is prepared for the products you are bringing to market

https://riseproject.dev/