

# RISC-V in China: Embracing the Era of Open-Source Chip

---

**Yungang Bao**

BOSC/ICT,CAS

June 7, 2023

# Outline

- **Part I**: Open-Source Chip Ecosystem (OSCE)
- **Part II**: RISC-V in China
- **Part III**: Progress in Building OSCE

# Part I

---

# Open-Source Chip Ecosystem (OSCE)

# Three Dark Clouds Over the Chip Design Area


- **There are three dark clouds**

- I. Moore's Law is ending
- II. Fragmentation in IoT is coming
- III. Global supply chain crisis is appearing


- **We need innovation to counteract the dark clouds**

- Leverage HW-SW co-design & domain-specific architecture (DSA)
- Develop agile chip design methodology
- Build an open & shared ecosystem

# High Cost of Innovation for Chip Design



V.S.



# Impact of Open-Source Software Ecosystem (OSSE)

- OSSE lowers the cost of innovation

- A small group (**3-5 engineers**) can build a mobile App prototype in **3-5 months**
- There were **8.9 million** mobile Apps by 2020






Image Source: <https://blogginbryan.wordpress.com/2020/02/11/7-features-of-highly-successful-mobile-apps/>

# Open-Source Chip Ecosystem (OSCE)

- Lower the barrier of chip development
  - Save **time-to-market** and the **cost of IPs, EDA tools and engineers**



# Three levels of OSCE

**L1: OPEN ISA**

**L2: OPEN Design & Implementation**

**L3: OPEN Tools & Infrastructure**



**ISA Spec.**

**1 Open ISA**

**Docs**

**RTL codes**

```


component DebugCoreTop is
port (
  -- Trigger and Data
  cu0_Clk      : in   std_logic_vector(2 downto 0) := (others => '0');
  cu0_Trig    : in   t_trig_0 := (others => (others => '0'));
  cu1_Trig    : in   t_trig_1 := (others => (others => '0'));
  cu2_Trig    : in   t_trig_2 := (others => (others => '0'));
  cu0_Data    : in   t_data_0 := (others => (others => '0'));
  cu1_Data    : in   t_data_1 := (others => (others => '0'));
  cu2_Data    : in   t_data_2 := (others => (others => '0'));

  -- Downstream I2C
  SCL         : in   std_logic := '0';
  SDA         : inout std_logic := '0';

  -- Upstream
  gt_RefClk_p : in   std_logic := '0';
  gt_RefClk_n : in   std_logic := '0';
  gt_RX_p     : in   std_logic_vector(2 downto 0) := (others => '0');
  gt_RX_n     : in   std_logic_vector(2 downto 0) := (others => '0');
  gt_TX_p     : out  std_logic_vector(2 downto 0);
  gt_TX_n     : out  std_logic_vector(2 downto 0);
);
end component;
    
```

**2 Open Design & Implt**

## Layout






# Lessons from an unborn “national ISA”

- Various ISAs (**Alpha, MIPS, PowerPC, SPARC, X86 etc.**) were adopted in China around 2010
- In 2012, MIIT proposed to merge these ISAs into **a unified ISA**
- **Hard to reach a consensus:**
  - Choose an existing ISA or design a new ISA?
  - Which ISA to be chosen?
  - Who own the unified ISA?

v.s.

- **RISC-V’s answer:**

“ISAs should be free!”



## Part II


---

# RISC-V in China

# Timeline of RISC-V in China (partial)

- **2015**, Chinese version position paper was published on CCCF
- **2015**, organizations became the founding members of RISC-V Foundation
- **2016**, scholars present research work at the 4<sup>th</sup> RISC-V Workshop
- **2017**, the 6<sup>th</sup> RISC-V Workshop was held in Shanghai
- **2018**, CRVA and CRVIC were founded
- **2018**, Alibaba/T-Head (BoD) and many RISC-V startups were founded
- **2019**, CAS launched a project to promote RISC-V in China
- **2019**, RIOS Lab was established (BoD)
- **2020**, the 1<sup>st</sup> “One Student One Chip” Initiative was announced
- **2021**, the 1<sup>st</sup> RISC-V Summit China was held
- **2021**, Allwinner D1, XiangShan v1 and other ten RISC-V chips released
- **2021**, BOSCO (BoD) was founded
- **2022**, more and more companies chose RISC-V, such as Tencent
- **2022**, eleven RISC-V chips released
- **2023**, Sophon announced 64-core RISC-V processor SG2042

# Members of RISC-V International



# RISC-V Startups in China

Company	Round of Financing	Total number of financing	Total financing amount (Million \$)
Company-1	C	4	<b>916.2</b>
Company-2	A+	Many times	<b>140.8</b>
Company-3	D	6	<b>34.5</b>
Company-4	B+	3	<b>27.9</b>
Company-5	A	5	<b>20.0</b>
Company-6	A	1	<b>14.1</b>
Company-7	PreA+	3	<b>14.1</b>
Company-8	B+	2	<b>7.0</b>
Company-9	Angel Round	1	<b>2.8</b>
Company-10	Pre-A	1	<b>2.8</b>
Others	-	-	<b>Undisclosed</b>
			<b>&gt; 1180</b>

# RISC-V CPU IPs are widely adopted

CAS




T-Head




Allwinners



Nuclei




RIOS



ThunderSoft



UC TECHIP




GigaDevice



ZEPP



CMSEMICON



StarFive



StarFive



FISILINK



MCH



TIMESINTELLI



Jeejio



Cambricon





XITC





# High performance RISC-V Chips (SOPHGO)

- **64 RISC-V cores** (T-Head XuanTie C920) running at up to 2GHz
- Buy **motherboard suites** from Taobao (1000-1400 USD)
- SOPHGO **donated 50** motherboards to RVI








# Contributions from China to the RISC-V Ecosystem

- **AOSP RISC-V** (upstreaming): main contributors (Alibaba T-Head, PLCT Lab@ISCAS, ESWIN, ...)
- **OpenJDK RISC-V** (upstreamed): main contributors & port maintainers (Huawei, Aliababa, PLCT Lab@ISCAS, ...)
- **V8 RISC-V** (upstreamed): main contributors & port maintainers (PLCT Lab@ISCAS), FutureWei, ...)
- **Firefox Spidermonkey RISC-V backend** (upstreamed): key contributors & port maintainers (PLCT Lab@ISCAS)
- **GNU Toolchain, Clang/LLVM, MLIR, QEMU, Spike, Gem5**: active contributors (RiVAI, Alibaba, PLCT Lab@ISCAS, Huawei, WindRiver, Tsinghua, ...)
- **Chisel**: active contributors & maintainers (PLCT Lab@ISCAS)
- **OpenCV RISC-V Vector Optimization**: key contributors (PLCT Lab@ISCAS)
- **OpenBLAS RISC-V Arch**: key contributors & maintainers (PerfXLab, ...)
- **Box64**: key contributors (PLCT Lab@ISCAS)
- **LuaJIT**: contributors (PLCT Lab@ISCAS)
- **Debian** (RISC-V port): many active contributors (PLCT Lab@ISCAS, ...)
- **Fedora** (RISC-V port): many active contributors (RedHat, PLCT Lab@ISCAS, ...)
- **Arch Linux** (RISC-V port): main contributors & maintainers (PLCT Lab@ISCAS, ...)
- **Gentoo Linux** (RISC-V port): main contributors & core developers (PLCT Lab@ISCAS, ...)
- **openEuler** (RISC-V): key contributors & maintainers (PLCT Lab@ISCAS, ...)
- .....


# Research & Education

- MOST and NSFC are inviting proposals for RISC-V related research
- More and more universities use RISC-V for teaching


## Peilai TEE @ SJTU



## Textbook @ NJU



## One-Student-One-Chip @UCAS



## Part III

---

# Progress in Building OSCE

# The “3-Step Plan” towards OSCE (by 2030)


- When China RISC-V Alliance (CRVA) was founded in 2018, we also put forward the “**3-Step Plan**”:
- **Step 1**: Provide silicon-proven open-source RISC-V IPs & SoCs (3-5 years)
- **Step 2**: Develop open-source SoCs by open-source EDA tools (5-7 years)
- **Step 3**: Build open-source hardware automatically by open-source EDA tools (10-15 years)




## 2030 “三步走” 规划

- **第一步：开源SoC**——用3-5年为社区提供经过流片验证的高质量RISC-V开源核、开源SoC设计
  - RISC-V处理器核IP、外围IP等
- **第二步：用开源工具链构建开源SoC**——用5-7年逐步构建一套基于开源EDA工具链、开源IP、开源工艺库的开源SoC芯片设计流程
  - 将商业版工具、IP逐渐替换为开源版
  - **实现本科生用全开源工具开发开源芯片，带着自己芯片毕业**
- **第三步：用开源工具链自动化构建开源硬件**——用10-15年开发更智能、更自动化的开源工具，提高设计验证效率
  - 形成开源芯片生态，降低芯片开发门槛

# An overview of Work-in-Progress



# XiangShan (XS): Open-Source High Performance RISC-V Core





# XiangShan v1 (Yanqihu)

- RV64GC, 11-stage, 6-issue, out-of-order
- **The real chip was back in January 2022**
  - SoC: CPU, SPI Flash, UART, SD card, Ethernet, DIMM
  - Correctly running Debian with SD card and ethernet



**SPECint 2006: 7.03@1GHz**  
**SPECfp 2006: 7.00@1GHz**

SPECint 2006 @ 1GHz	
400.perlbench	6.14
401.bzip2	4.37
403.gcc	6.71
429.mcf	6.83
445.gobmk	7.92
456.hmmer	5.24
458.sjeng	6.85
462.libquantum	17.71
464.h264ref	10.91
471.omnetpp	5.65
473.astar	5.16
483.xalanbmk	7.35

SPECfp 2006 @ 1GHz	
410.bwaves	9.28
416.gamess	6.59
433.milc	8.41
434.zeusmp	7.65
435.gromacs	4.99
436.cactusADM	3.97
437.leslie3d	6.93
444.namd	8.00
447.dealII	10.17
450.soplex	7.03
453.povray	7.14
454.Calculix	2.86
459.GemsFDTD	8.35
465.tonto	6.42
470.lbm	10.39
481.wrf	7.26
482.sphinx3	9.07

**SSH into the Debian on XiangShan, and run a GUI program via X11 forwarding**

```
wanghuizhe@open02:~$ ssh -X xs@172.28.2.246
xs@172.28.2.246's password:
Linux open02 4.20.0-44668-ge9c195ab0c63-dirty #109 Thu Feb 17 17:41:13 CST 2022; root:x86_64

The programs included with the Debian GNU/Linux system are free software;
the exact distribution terms for each program are described in the
individual files in /usr/share/doc/*/copyright.

Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY, to the extent
permitted by applicable law.
You have no mail.
Last login: Thu Feb 17 11:10:31 2022 from 172.28.9.102
xs@open02:~$ xclock
Warning: locale not supported by C library, locale unchanged
```

# XiangShan v2 (Nanhu)

- **Target performance: 2GHz@14nm, SPEC CPU2006 10/GHz (> ARM Cortex-76), 40% improvement over XS v1**
  - Note: power and area are still poorer than Cortex-A76


**SPECint 2006: 9.55/GHz**  
**SPECfp 2006: 11.09/GHz**

*****SPECINT2006*****	
400.perlbench	19.291
401.bzip2	11.348
403.gcc	21.971
429.mcf	20.509
445.gobmk	15.981
456.hmmer	19.222
458.sjeng	17.203
462.libquantum	36.989
464.h264ref	28.542
471.omnetpp	14.009
473.astar	14.196
483.xalancbmk	21.522
<b>SPECint2006@2GHz</b>	<b>19.099</b>
<b>SPECint2006/GHz</b>	<b>9.549</b>

**\*Evaluation On FPGA**

*****SPECFP2006*****	
410.bwaves	18.049
416.gamess	23.822
433.milc	18.328
434.zeusmp	28.14
435.gromacs	17.532
436.cactusADM	24.223
437.leslie3d	20.272
444.namd	23.837
447.dealII	33.505
450.soplex	25.64
453.povray	27.055
454.Calculix	9.185
459.GemsFDTD	24.637
465.tonto	17.669
470.lbm	32.056
481.wrf	19.728
482.sphinx3	28.353
<b>SPECfp2006@2GHz</b>	<b>22.175</b>
<b>SPECfp2006/GHz</b>	<b>11.088</b>

**Layout of dual-core SoC**






# Four Levels of Verification for XiangShan


## System Level

EDA: Agile Verification  
FPGA: OS + test program



## Sub system Level

EDA: Agile Verification  
FPGA: OS + Applications




## Multi-module Level

EDA : 3 DUTs, > 5000 tests





## Module Level

EDA : 11 DUTs, > 7000 tests  
Formal: float/fix fu



# Agile Verification Flow and Tools



umd-memsys/  
**DRAMsim3**

DRAMsim3: a Cycle-accurate, Thermal-Capable  
DRAM Simulator





.....


# All Are Open-Sourced



XS Core  
RTL



Design &  
Verification  
Tools



> 20 newly designed tools

Published on MICRO'2022, selected as IEEE Micro Top Picks

# All Are Open-Sourced (cont.)

GitHub: ~3600 Stars, 458 Forks

OpenXiangShan / XiangShan Public

Notifications Fork 458 Star 3.6k

Code Issues 34 Pull requests 5 Discussions Actions Projects

master Go to file Code About

wakafa1 Disable chiselDB ... ✓ 15 hours ago 7,394

.github Revert "ci: use checkout@v3... 2 months ago

coupleL2 ... top-down: align top-down ... 5 days ago

debug bump difftest & mkdir for w... 4 months ago

difftest @ ... bump difftest (#2102) 2 weeks ago

Open-source high-performance RISC-V processor

chisel3 risc-v microarchitecture

Readme View license 3.6k stars R1 watching

## Nanhu Core Spec for Integration and Programming Guide

### Contents

1	About This Document	1
1.1	Revision History	1
1.2	References	1
1.3	Websites and Links	1
1.4	Terminology	1
2	Nanhu Core	3
2.1	Nanhu CPU subsystem	3
2.2	Core Feature	4
2.3	Instruction set	5
2.4	Supported privilege mode	6
2.5	Management Signals	6
2.6	CPU Micro Architecture	7
2.6.1	CPU Execution Pipeline	7
2.6.2	Load Store Unit	8
2.6.3	L1, L2 cache	8
2.6.4	L3 Cache	9
2.6.5	Atom operation	9
2.6.6	Hardware performance monitor	10
2.6.7	Virtual memory support	21
2.6.8	Physical memory protection	27
3	Nanhu Integration Guide	30
3.1	AXI Interface	30
3.1.1	CPU Core Interfaces	31
3.2	Memory map	35
3.3	Clock and Reset	35
3.3.1	clock and reset timing explained	35
3.3.2	Clock guidelines	36
3.3.3	SDC File	36
3.4	Memory & RF	36
3.4.1	Memory and RF description	36
3.4.2	SRAM List	37
3.4.3	SRAM Multi-Cycle Clock Setup	37
3.5	Clock Description	40
3.5.1	Synchronizer instantiation	40
3.6	Interrupt	40
3.6.1	Functional description	40

# XiangShan is recognized and adopted by companies

- **Already used (2022)**

- 7nm SoC Testchip, tapeout
- 5nm AI Chip



- **Will use (2023)**

- 28nm SoC Chip
- 16nm Testchip
- 12nm AI video chip
- 12nm Server CPU
- 7nm GPU
- 7nm DPU
- 7nm Server CPU



A startup (Xinchen Technology) took only **two weeks** to integrate **dual XS cores** into an SoC and run on FPGAs



# A Joint Team for XiangShan v3

- About 10 companies
- Target ARM Neoverse N2
  - SPECCPU2006: 45 @ 3GHz (15/GHz)



Tencent 腾讯

ThunderSoft

中科创达

ESWIN



北京开源芯片研究院  
BEIJING INSTITUTE OF OPEN SOURCE CHIP





ZTE中兴

算能 SOPHGO

# The One Student One Chip (OSOC) Initiative

- Learning-by-Doing: Teach undergraduates to build real chips
- Launched the OSOC Initiative in 2019



# The 1st OSOC (2019)

- Five senior undergraduates participated
- Completed the design of a **64-bit RISC-V** processor in four months
- The chip was **taped out** with 110nm and ran Linux and a self-built UCAS-core OS



Yue Jin



Huangqiang Wang



Kaifan Wang




Linjuan Zhang



Zifei Zhang



# 4-month Development




# NutShell: A Linux-Compatible RISC-V Processor Designed by Undergraduates

## A 64-bit RISC-V Processor

- Single-issue, 9-stage, in-order
- RV64IMAC, support M/S/U
- 2-bit BPU, 512 BTB, 16 RAS
- Sv39, hardware TLB refill
- 32K L1I & L1D
- Read consistency for L1I & L1D
- 128K L2 cache, next line prefetch
- Use Chisel
- SDRAM, SPI flash, UART
- Support Linux 4.18.0 kernel
- Support Busybox
- Can run Debian 11 on Emulator & FPGA

## Tape-out w/ 110nm-node




- 110nm
- 10mm<sup>2</sup>
- 200mw@350MHz Typical
- TQFP100 package

# Real Chips




Chips



Run Linux  
Display CAS logo

## Frequency: 350MHz


配置开关	倍率	50MHz晶振	100MHz晶振
000	1	50MHz	100MHz
001	1.5	75MHz	150MHz
010	2	100MHz	200MHz
011	2.5	125MHz	250MHz
100	2.75	137.5MHz	275MHz
101	3	150MHz	300MHz
110	3.5	175MHz	350MHz
111	4	200MHz	400MHz



Theis Defense  
2020.6.2

# Accepted to RISC-V Global Forum 2020

## ***NutShell: A Linux-Compatible RISC-V Processor Designed by Undergraduates***






## > 4000 students participated in the OSOC Initiative

No.	Start	End of Enrollment	#Enrollment	#School	#Stu. Learning > 10%	#Stu. Finish
1 <sup>st</sup>	Aug, 2019	-	5	1	5	5
2 <sup>nd</sup>	Aug, 2020	-	11	5	11	11
3 <sup>rd</sup>	Jul, 2021	Sep, 2021	760	168	215	51
4 <sup>th</sup>	Feb, 2022	Aug, 2022	1753	328	215	16
5 <sup>th</sup>	Aug, 2022	In progress	1689	335	148	6
6 <sup>th</sup>	<b>Will start in July, 2023</b>					

Updated: Jun 6<sup>th</sup>, 2023



# GDSII Layouts of Chips Designed by 50 Students




SoC\_1

- 210013
- 210153
- 210247
- 210285
- 210528
- 210539
- 210718
- 210727




SoC\_2

- 210000
- 210101
- 210184
- 210456
- 210171
- 210232
- 210313
- 210340
- 219999
- 210413




SoC\_3

- 210092
- 210128
- 210152
- 210295
- 210438
- 210479
- 210555
- 210669



SoC\_4

- 210133
- 210134
- 210191
- 210195
- 210243
- 210292
- 210302
- 210417
- 210428
- 210457
- 210458
- 210544
- 210611












SoC\_5

- 210745
- 210407
- 210596
- 210703
- 210366
- 210448
- 210324
- 210760
- 210746
- chenxi
- chenguokai
- hbh
- lx
- yanyue
- yyh
- zjv
- zzy





# Real Chips were Back





# Testing Chips



# Contributors to RVI Certification Course

## • Translate Courses into Chinese

- RISC-V Overview
- RISC-V Instruction Set Architecture
- Assembly Language for RISC-V
- High Level Languages for RISC-V - C Programming
- RISC-V Operating Systems & Tools



Faker Miao



Zhenwei Duan



Frank Liu




Asher Cao




Haifan Yang



Caosy



Rentao Ni



Ren Wei



Lu Chen



Jinlun Su



Jiabin Wu


Name	University
Faker Miao	University of Science and Technology of China
Zhenwei Duan	University of Science and Technology of China
Frank Liu	Taiyuan University of Technology
Asher Cao	University of Science and Technology of China
Haifan Yang	Zhejiang Gongshang University
Caosy	University of Science and Technology of China
Rentao Ni	Northeastern University, China
Ren Wei	Lanzhou University
Jiabin Wu	ShanghaiTech University
Lu Chen	University of Chinese Academy of Sciences
Jinlun Su	Taiyuan University of Technology



# What's Next?

- Have developed an **open-source EDA tools (iEDA)** and completed **three tape-outs**
- Will let students use open-source EDA tools to build open-source Chips

## iEDA Flow w/ 11 new Tools



## Three tape-outs w/ iEDA (110nm, 110nm, 28nm)

**2022-02-02, 1<sup>st</sup> Tapeout**

**2022-08-12, 2<sup>nd</sup> Tapeout**

**2023-01-04, 3<sup>rd</sup> Tapeout**



# Summary

- **RISC-V: A chip design that changes everything**
  - 10 breakthrough of MIT TR 2023
- **It is the best time for us to build a globally shared open-source chip ecosystem**
- **The Chinese community has been contributing and will contribute more to OSCE**





# Welcome to RISC-V Summit China 2023 in Beijing

 RISC-V® Summit China 2023

 RISC-V®  
Summit China 2023

August 23-25, 2023

Beijing, China

- **≥ 1000** in-person, **≥ 100,000** online



## Shangri-La Beijing



# How to participate in RISC-V Summit China 2023

## Sponsors

**DDL: 30<sup>th</sup> June**

**email:** [anxu@bosc.ac.cn](mailto:anxu@bosc.ac.cn)

**For Non-sponsors**

**DDL: 15<sup>th</sup> July**

Exhibition display booths

## Speakers

**DDL: 5<sup>th</sup> July**

**Call for Speakers:**

<https://riscv-summit-china.com/submit-my-talk.html>

**Notification to Authors : 20<sup>th</sup> July**

**Agenda Published : 10<sup>th</sup> Aug**

## On-site attendance

**website:** <https://riscv-summit-china.com>

Registration will open at the end of June - beginning of July


**Thanks!**



# iEDA-Tapeout

- **1<sup>st</sup> Tapeout**
  - 2022-02-02, 110nm node, 0.7M gates, Freq: 25MHz, Core Density: 30%
- **2<sup>nd</sup> Tapeout**
  - 2022-08-12, 110nm node, 1.5M gates, Freq: 25MHz, Core Density: 35%
- **3<sup>rd</sup> Tapeout**
  - 2023-01-04, 28nm node, 1.5M gates, Freq: 200MHz, Core Density: 40%

2022-02-02, 1<sup>st</sup> Tapeout




110nm node, 0.7M gates, 25MHz  
(5-level pipeline, IP:Chiplink, UART, SPI)

Macro, Multi-clock,  
Scale increasing,  
Auto-design



2022-08-12, 2<sup>nd</sup> Tapeout




110nm node, 1.5M gates  
(11-level pipeline with cache, IP:  
UART, VGA, PS/2, SPI, SDRAM,  
Two PLL on SoC, Support Linux)

110nm -> 28nm



2023-01-04, 3<sup>rd</sup> Tapeout



28nm node, 1.5M gates  
(11-level pipeline with cache, IP:  
UART, VGA, PS/2, SPI, SDRAM,  
Two PLL on SoC, Support Linux)