OpenTitan®

Past, Present & Future of Open Secure Silicon



Dominic Rizzo

zeroRISC Inc. CEO OpenTitan Project Director

> domrizzo@zerorisc.com domrizzo@opentitan.org

June 7th, 2023

The world's most active open-source silicon project

- @ RTL Freeze, chip-in-hand 2023, integrated upstream by EoY
- Transparent, flexible, high quality ecosystem – a resilient and growing coalition of partners
- This talk: the past, present and future of open secure silicon



Past: Building an Open Silicon Coalition

Key OpenTitan Milestones

- ~2018 Silicon Transparency Working Group chartered: lowRISC, Google & ETH Zürich
- Feb 2019 First definition of **Comportable IP**; first use of **standard**, **auto-gen'd documentation**
- Jun 2019 SystemVerilog style guide defined
- Jun 2019 OpenTitan Technical Charter defines Steering Committee, Technical Committee roles
- ~July 2019 OpenTitan chartered: Silicon, Security & Software Working Groups established
- Aug 2019 Continuous Integration running on every pull request
- Oct 2019 Structured Hardware Development Milestones defined
- Nov 2019 Public launch of the OpenTitan repository
- ..
- Oct 2020 Continuous Integration extended to include running tests on FPGA
- July 2022 Integrated WG chartered
- July 2022 regular Silicon Commons training for new starters established
- May 2023 Silicon Commons delivers: open-source chip with 35+ IPs developed by 140 contributors from 10 partners enables 2023 Engineering Sample tapeout with RTL freeze
- Ongoing 10 partner organizations actively contribution to discrete and integrated top-level development

OpenTitan Discrete: the "Earl Grey" Top-Level

- RV32IMCB RISC-V "Ibex" core:
- 3-stage pipeline, single-cycle multiplier
- Selected subset of the bit-manipulation extension
- 4kB instruction cache with 2 ways
- RISC-V compliant JTAG DM (debug module)
- PLIC (platform level interrupt controller)
- U/M (user/machine) execution modes
- Enhanced Physical Memory Protection (ePMP)
- Security features:
- Low-latency memory scrambling on the icache
- Dual-core lockstep configuration
- Data independent timing
- Dummy instruction insertion
- Bus and register file integrity
- Hardened PC
- Security peripherals:
- AES-128/192/256 with ECB/CBC/CFB/OFB/CTR modes
 HMAC / SHA2-256
- KMAC / SHA3-224, 256, 384, 512, [c]SHAKE-128, 256
- Programmable big number accelerator for RSA and ECC (OTBN)
- NIST-compliant cryptographically secure random number generator (CSRNG)
- Digital wrapper for analog entropy source with FIPS and CCcompliant health checks
- Key manager with DICE support
- Manufacturing life cycle manager
- OTP controller with access controls and memory scrambling

Alert handler for handling critical security events

- Flash controller with access controls and memory scrambling
- ROM and SRAM controllers with low-latency memory scrambling

- Memory:
- 2x512kB banks eFlash
- 128kB main SRAM
- 4KB Always ON (AON) retention SRAM
- 32kB ROM
- · 2kB OTP
- IO peripherals:
- 47x multiplexable IO pads with pad control
- 32x GPIO (using multiplexable IO)
- 4x UART (using multiplexable IO)
- $\circ~$ 3x I2C with host and device modes (using multiplexable IO)
- SPI device (using fixed IO) with TPM, generic, flash and passthrough modes
- 2x SPI host (using both fixed and multiplexable IO)
- Other peripherals:
- Clock, reset and power management
- Fixed-frequency timer
- Always ON (AON) timer
- Pulse-width modulator (PWM)
- Pattern Generator
- Software:
- Boot ROM code implementing secure boot and chip configuration
- Bare metal applications and validation tests







Greg Chadwick, 6/8 @ 16:30: "Building commercially relevant open source silicon: The many aspects of Ibex"

Individual Contributors

Monthly

- ~10 organizations
- 40+ contributors
- 100s of commits, issues, PRs
- 1000s of file changes
- 10,000s of individual edits

5+ Years (chartered 2018)

- 140+ unique contributors
- 13k merged PRs
 - 20k commits
- 1.5M LoC (0.5M HDL)



Organizational Partners



Problem: Scalable Open Silicon Development



one skilled engineer



to develop a RISC-V core and open-source it



a team of engineers



to verify the core and bring it to commercial maturity



multiple teams of engineers



to design a chip around the core and deliver it to customers



multiple organizations with multiple teams



to develop and maintain the RTL, DV, firmware, & infrastructure for a complete open silicon ecosystem

Need to get quality, collaboration and consensus right – from the start

Solution: The Silicon Commons

Collateral

- <u>Extensive website</u>
- <u>Comportability</u>
- Block documentation
- <u>Top-level datasheet(s)</u>
- <u>Getting started guide(s)</u>
- Open silicon partner training sessions and material
- <u>How-to contribute</u> guides
- ...

Technology

- Automated <u>code templating</u> and <u>documentation</u> generation
- <u>Continuous integration</u>
- <u>Nightly regressions</u>
- FPGA farm
- NewAE's <u>CW310</u>, CW340 development platforms
- Hyperdebug & opentitantool

•

. . .

Processes

- <u>Governance</u>: SC, WGs, <u>TC</u>, <u>Committers</u>, PD
- Hardware development stages
- <u>RFC process</u>
- Yearly roadmap
- Tapeout Tech Leads
- On-call regression triage
- Certification-sensitive NDAs
- <u>Trademark policy</u>

• ...

Silicon Commons: CI is a *massive* component



Present: Commercial Silicon



Blocks Remaining

12

Tapeout and Engineering Sample Silicon



OpenTitan as an Ecosystem Platform



Future: A Design Ecosystem

OpenTitan Project Roadmap



SPHINCS+ Verified Boot in ROM

- TC approved Jan 2023, implementation complete May 2023
- HSM integration for Eng Sample discrete silicon
- Full L1 security parameters; ~12ms verification
- E2E & SPX+ reference test suites
- Hardware accelerated, hardened implementation





Commercial Tapeout: Nuvoton

- Experienced TPM vendor
- Responsible for turning a commercial-quality design into a commercially relevant chip: analog components, security sensors and countermeasures; abstracted through AST, secure manuf. and bring-up
- Aligned w/ certification requirements, inc. MSSR site
- Manages the tapeout process w/ the foundry
- Partners w/ OpenTitan partners like lowRISC, Google and zeroRISC on final integration and test





- 1st new formal Working Group since project start
- Adapting the OpenTitan IP ecosystem a larger SoC's secure subsystem
- *Not a single design*; SoC integration is highly variable: chiplets, mobile, consumer, IoT, IIoT, etc.
- Certification alignment: FIP 140-3 and PP-0117

Integrated OT RoT (Type A): "Darjeeling" Top-Level



Q & A

Key Takeaways

- Discrete design is done
- Eng Sample silicon this year
- Integrated upstream this year
- Scalable development model
- Broadly adopted ecosystem of IP