

MareNostrum Experimental Exascale Platform

www.meep-project.eu

MEDEA: Improved **Memory-Level** Parallelism in a decoupled execute/access vector accelerator (work in progress) **UMAIR RIAZ** LUIS A. PLANA **PETER WILSON** JOHN D. DAVIS

Barcelona Supercomputing Center



OVERVIEW

- Motivation
- Introduction to MEDEA
- Microarchitecture
 - Interfaces
 - Supported types of requests
 - Building blocks of MEDEA
- Discussion





MOTIVATION

- Efficient use of memory bandwidth for sparse access patterns
- Reducing data movements between compute node and memory
- Reducing NoC traffic
- Efficient vector data processing
- Improve memory-level parallelism (MLP)



INTRODUCTION – A CLASSICAL SYSTEM

• A classical system's representation







INTRODUCTION - MEDEA IN A SYSTEM

• A classical system with MEDEA



- ACME increases MLP by shifting memory-accessing responsibilities from compute tile to specialized <u>Memory Engine for Decoupled Execute</u>/<u>Access</u> (MEDEA)
- VPU is commonly known to exploit data-level parallelism (DLP), but with the addition of MEDEA, it adds up capabilities for MLP





MICROARCHITECTURE - MEDEA



MareNostrum Experimental Exascale Platform



MICROARCHITECTURE - INTERFACES





MICROARCHITECTURE – INTERFACES (2)

- cNoC (compute NoC) $\leftarrow \rightarrow$ compute node
- vNoC (vector NoC) $\leftarrow \rightarrow$ LVRF

.

- Memory crossbar $\leftarrow \rightarrow$ interconnecting all the MEDEA
 - tiles and memories
- Memory controller i/f $\leftarrow \rightarrow$ HBM and NVRAM

	VoC			
	~	MEDEA	mory crossbar	
	cNoC		me	
ľ		memory controller i/f		



MICROARCHITECTURE – TYPES OF REQUESTS

Request	Request Parameters	Reply	
cache miss – read	physical address, length	memory data	
cache miss - write	physical address, length, data	completion acknowledge	
virtual-to-physical address translation	virtual address	physical address	
vector parameter set	application-requested vector length	granted vector length	
vector load	virtual address, addressing mode, vector register, <i>renamed</i> vector register, <i>(mode- dependent parameters: stride, index</i> vector)	(densified) memory data	
vector store	virtual address, addressing mode, vector register, <i>renamed</i> vector register, <i>(mode- dependent parameters: stride, index</i> vector)	completion acknowledge	
atomic memory operations	TBD	completion acknowledge	



MICROARCHITECTURE - MEDEA



MareNostrum Experimental Exascale Platform



MICROARCHITECTURE – BUILDING BLOCKS

Vector Fragment Sequencer



Vector Fragment Sequencer

- RISC-V vector operations support following addressing modes
 - unit-stride: managed as dense memory accesses
 - strided, indexed: managed as sparse memory accesses
- In the case of strided or indexed mode, a fragment might end up having a single vector element
- All the elements from different fragments are collected and packed locally and transferred to LVRF as a dense vector
 - Less parasitic data movements
 - Consequently, saving energy and NoC traffic



MICROARCHITECTURE – BUILDING BLOCKS (3)

Prefetcher





MICROARCHITECTURE – BUILDING BLOCKS (4)

Memory CPU (MCPU)

- A scalar processor
- Tightly-coupled memory and a low-latency interface to the memory controller
- Provides a collection of memory-intensive functions that can be accessed by the compute tiles
- Executing the functions locally and close to memory improves:
 - Performance
 - Energy
 - NoC traffic





DISCUSSION

• Sparse Matrix Vector (SpMV) benchmark simulation time comparison



Number of elements of x used (proxy for locality)





MareNostrum Experimental Exascale Platform

www.meep-project.eu

THANK YOU!

umair.riaz@bsc.es