## **些公司** 北松科技(武汉)有限公司 Terapines Technology (Wuhan) Co., Ltd.

# Accelerate HPC and AI applications with RVV auto-vectorization

Terapines Technology (Wuhan) Hualin Wu, CTO & Co-founder aries.wu@terapines.com

#### **Terapines – co-design solution provider**

- High performance/code density C/C++/Fortran compiler ZCC
- Cycle accurate and instruction set simulator zemu
- Cloud and cross platform IDE zstudio
- Profiling and microarchitecture analysis **zprof**
- Virtual board builder (ESL) zvboard
- Rapid architecture exploration and instruction customization and SDK auto-generator **zigen**.
- CIRCT based HDL simulator zvc

. . . . . .

### Terapines is found at 2019 in Wuhan, China

2	File Edit Selection View Go B	Build Too	ols Run	Terminal Help																			
¢	SOLUTION: ACCINST		VB3Stages.	zvboard C no	rmal.c		Profili	ng Sur	nmary	(Norma	al)	Profilin	ig Pipel	line (No	rmal) >	<							
_	Active Project	0 1 0	Drofili	na Dotoil																			_
$\mathcal{O}$	Normal	~	Profili	ng Detail																	cpt	1	~
	Configuration																						
j.o	release	~	Instruc	tion Pipeline	Ð	Q		ICach	e Miss		$\sim$	« »	0	)x101c8	3	~	< »		Inpu	ut cyc	le here		$\rightarrow$
	Platform		Address	Assemble Code			490			495			500			505			5	10			5
÷>	riscv	~	0x102fa	c.addi sp, -16	3]																		
	Board Target		0x102fc	c.swsp ra, 12(sp)	M WB																		
		~	0x102fe	addi a0, gp, -2036	MEM	WB																	
		_	0x10302	lui a1, 17	EX	MEM WE																	
Б	Build 🌣 Run 🌣 Debu	🗢 gu	0x10306	addi a1, a1, 0		EX ME	M WB																
	V PROJECT NAVIGATOR		0x1030a	lui a2, 18	IF	ID EX	MEM	WB															
Ξ.	$\sim$ Normal		0x1030e	addi a2, a2, 0		IF ID	EX	MEM W	в														
_	> Headers		0x10312	c.li a3, 10		IF		EX ME	M WB														
G.]	> References		0x10314	c.li a4, 10			IF	ID E	K MEM	WB													
	> Dependencies		0x10316	c.li a5, 10				IF		MEM WB													
	✓ Sources		0x10318	c.jal -336				IF		EX MEM	1 WB												
			0x101c8	c.add116sp sp, -80					X	×	J						ID EX	MEM	WB				
	<ul> <li>Accelerated</li> </ul>		0x101ca	c.swsp ra, 70(sp)															MEM 1	AEM W			
	> Headers		0x101ce	c.swsp s0, 72(sp)													L.				) 		
	> References		0x101d0	c.swsp s1, 00(sp)														e	IF		Y MEM	WB	
0	> Dependencies		0x101d2	c.swsp s3, 60(sp)															ات	IF IF			
	> Sources		0x101d4	c.swsp s4, 56(sp)																			ñ
~~~~	> Output		0v101de	a awap a5 52(ap)																		22	Ş

#### Tera Pines 业松科技

#### **Terapines – founders**







#### Hualin Wu A LLVM guy since 2008

#### Tunghwa Wang Former Andes SW VP







#### **High performance compiler - ZCC**





- RV64GCB: **13%** better than LLVM16
- RV64GCBV: **30%** better than LLVM16
- SPECInt2K6 score
  - RV64GCB: 10% better than LLVM16 (expected)
  - RV64GCBV: 15%~20% better than LLVM16 (expected)



SPECInt2K6

\*relative dynamic instruction count, smaller is better, RV64GCBV, data path: 512bits

#### **Partner with SOPHGO**



- ISA: RV64GCV (0.71 RVV)
- CPU: SG2042 (<u>64Core@2.0GHz</u>)
- NoC: 4 x 4 2d mesh, 4 cores/cluster
- L1 Cache: I\$: 64K, D\$: 64K
- L2 Cache: 1M/cluster, 16M total
- L3 Cache: 64M
- TDP: 120W
- DDR: 4 channel 3200MT/s ECC RDIMM/UDIMM/SODIMM
- PCIE: 2 x 16x Gen4
- Optimized by Terapines high performance compiler ZCC
  - RVV 0.71 auto-vectorization
  - SPECInt2K6 score: 20% better than stock compiler



#### The first 64-core RISC-V CPU in production

#### **Auto-vectorization on AI kernels - ZCC**



- Dynamic instruction count
  - Up to 100 times faster than open source compilers
  - **18%** better than RVV builtins in average
- Cycle count
  - **50%** cycle count improvements in correlation over RVV builtins.



\*relative dynamic instruction count, smaller is better

RV32IMCV, data path: 512bits, Kernel source: https://github.com/dodohack/rv\_lib

#### Inner loop auto-vec – reduction sum generation

#### Tera Pines **兆松科技**



# %bb.5:	<pre># %vector.body.preheader</pre>
	<pre># in Loop: Header=BB0_4 Depth=2</pre>
<b>li</b> t5, 0	
fmv.s ft1, ft0	
.LBB0_6:	# %vector.body
	<pre># Parent Loop BB0_2 Depth=1</pre>
	<pre># Parent Loop BB0_4 Depth=2</pre>
	<pre># =&gt; This Inner Loop Header: Depth=3</pre>
<b>sub</b> t6, t0, t5	
vsetvli t6, t6, e32, m8, ta, mu	
<b>mul</b> s0, t5, a5	
<b>add</b> s0, s0, t2	
<b>slli</b> s0, s0, 2	
<b>add</b> s0, s0, a2	
vlse32.v v8, (s0), t1	
add s0, t5, t3	
slli s0, s0, 2 - Stride load (	Matrix C) + Unit stride load (Matrix B)
<b>add</b> s0, s0, a1	
vle32.v v16, (s0)	
vfmul.vv v8, v16, v8	
vsetivli zero, <mark>1</mark> , e32, m1, ta, mu	
vfmv.s.f v16, ft1	
vsetvli zero, t6, e32, m8, tu, mu	
vfredosum.vs v16, v8, v16 Reduction	n ordered sum
add t5, t5, t6	
vfmv.f.s ft1, v16	
<pre>bne t5, t0, .LBB0_6</pre>	
.LBB0_7:	# %for.cond.cleanup7
	<pre># in Loop: Header=BB0_4 Depth=2</pre>

#### Inner loop auto-vec – reduction sum generation

#### Tera Pines **兆松科技**





#### Outer loop auto-vec – memory access pattern opts

// A[M\*N] = B[M\*K] \* C[K\*N]

float sum = 0;

for (int i = 0; i < K; ++i)

A[row\*N + col] = sum;

void mat\_mult(float \*restrict A,

float \*B, float \*C,



bne t3, a7, .LBB0\_4

#### **Correlation kernel – RVV builtins vs auto-vec**

```
Tera Pines 兆松科技
```

```
for (size t w = width; (vl = vsetvl e8m2(w)); w -= vl) {
  for (size t h = 0; h < height; h++) {
    for (size_t d = 0; d < out_channel; d++) {</pre>
      src0 ptr = h * width + vl cnt + d + src0 arr;
      src1 ptr = h * width + vl cnt + src1 arr;
      out_ptr = h * width + vl_cnt + d * fm_size + out arr;
      vl0 = vsetvl_e8m2(w - d);
      vint16m4 t acc = vmv v x i16m4(0, vl0);
      vint8m2 t vx, vy;
      for (size t c = 0; c < in channel; c++) {</pre>
        vx = vle8 v i8m2(src0 ptr, vl0);
        vy = vle8_v_i8m2(src1_ptr, vl0);
        acc = vwmacc_vv_i16m4(acc, vy, vx, vl0);
        src0 ptr += fm size;
        src1_ptr += fm_size;
      vint8m2 t acc sra = vnsra wx i8m2(acc, out shift, vl0);
      vse8_v_i8m2(out_ptr + d, acc_sra, vl0);
  vl cnt += vl;
```

```
for (size_t i = 0; i < height; ++i) {
  for (size_t d = 0; d < out_channel; ++d) {
    #pragma clang loop vectorize(assume_safety)
    for (size_t j = d; j < width; j++) {
      out_idx = d * width * height + i * width + j;
      int16_t sum_data = 0;
      for (size_t k = 0; k < in_channel; ++k) {
            in_idx1 = k * width * height + i * width + j;
            in_idx2 = k * width * height + i * width + j - d;
            sum_data += (int16_t)src0_arr[in_idx1] * src1_arr[in_idx2];
        }
      out_arr[out_idx] = (int8_t)(sum_data >> out_shift);
    }
```

Correlation kernel marked with memory safety #pragma on outer loop

Correlation kernel written in RVV builtins

#### **Correlation kernel - assembly code**

addi al, al, 1 vse8.v v16, (a3)	<pre>.LBB0_7: sub a0, s4, s0 vsetvli a5, a0, e16, m4, ta, mu vmv.v.i v8, 0 mv a4, s2 mv a0, s5 .LBB0_8: add s1, a1, a0 vsetvli zero, a5, e8, m2, ta, mu vle8.v v12, (s1) add s1, a2, a0 vle8.v v14, (s1) vsetvli zero, zero, e8, m2, tu, mu vwmacc.vv v8, v14, v12 addi a4, a4, -1 add a0, a0, a3 bnez a4, .LBB0_8 # %bb.9: mul a0, s0, a3 add a0, a0, s6 add a0, a0, s5 vsetvli zero, zero, e8, m2, ta, mu vnsra.wx v12, v8, s3 add a0, a0, s0 vse8.v v12, (a0) addi s0, s0, 1 addi a1, a1, 1</pre>	← Almost identical → Almost identical → add a3, a3, t4 wmac.vv v8, v add a3, a3, t4 wmsra.wx v16, a add a3, a3, s4 add a3, a3, s4 add a0, a0, a5 vse8.v v16, (a	<pre>e8, m4, ta, mu o, e16, m8, ta, mu 5, e8, m4, ta, mu 1) 1) 20, v16 1 _8 v8, t2 3)</pre>
---------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------

ASM of Correlation kernel written in RVV builtins

ASM of Correlation kernel marked with memory safety #pragma on outer loop



#### **Summary**

- Ease the way to write and maintain high performance libraries with RVV auto-vec.
- ZCC generates pretty good code for inner loop auto-vec.
  - Control flows are flatten into predicted execution.
- ZCC only supports trivial outer loop<sup>1</sup> auto-vec with #pragma.
  - Control flows are kept unchanged.
  - Stride load can be turned into unit stride load by outer loop vectorization.
  - TODO: Simple to Complex loops auto-vec.
- TODO: Polly + auto-vec to improve data locality and performance.

1. https://lists.llvm.org/pipermail/llvm-dev/2017-December/119523.html



# THANKS

aries.wu@terapines.com