

4 years of Open Source RISC-V at Thales


RISC-V Summit Europe, Barcelona, June 8, 2023

Thierry Collette, Ph.D.

Thales Research and Technology



This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales - ©Thales 2018 All rights reserved.




Processor Architecture

(T. Collette Ph.D.)



CV64A6 - RV64IMA[F[D]][C]_Zicsr_Zifencei M/S/U[/H] [Sv39]

NAVY COMMAND







by Thales







ThalesAlenia
a Thales / Leonardo company
Space

CONTINUOUS & TRUSTABLE COMPUTING SOLUTIONS

Autonomy



Low Power

Safety

Cybersecurity

Interconnection


Cloud-Edge-IoT



Exemple of AI R&T Challenges

This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales - © Thales 2018 All rights reserved.


Maritime defense




Collaborative combat



UxV




Aerian Traffic Control




Exemple of R&T challenges for IT – OT convergence

Before



In progress



Why Thales invests in RISC-V? Main differentiators :

No vendor-locking & Sovereignty & Share cost instead of purchasing IP

- Open-source community
- Business opportunities for support, customization...
- Possible commercial exploitation without export constraints
- Enable strong EU investment

SWaP & customization & Safety & Security

- Exact fit between features and application needs
- A fully auditable processor
- No black-box




Enablers of RISC-V wave

Software and service ecosystem


- Academic and Industrial
- across implementations

Performance

- State-of-the-art processor
- Minimum mass production



Operating systems used on top 500 supercomputers



Our RISC-V communities



RISC-V International (“the Foundation”)

- Specifies the open **RISC-V instruction set**
 - ✓ Simple & modular
 - ✓ 32- or 64-bit
 - ✓ Custom extensions
 - ✓ Covers a wide range of needs, **from MCU to HPC**
- Currently specifying **upcoming optional extensions**
 - ✓ E.g. bit manipulation, crypto...
- Hosts several **special interest groups (SIG)**
- Does not deliver implementations



OPENHW GROUP™
— PROVEN PROCESSOR IP —

OpenHW Group

- **Not-for-profit corporation** steered by its members
- Goal: deliver **open-source IP for production SoCs**
 - ✓ RISC-V compatible cores
 - ✓ SoC IP blocks
 - ✓ Verification environment
 - ✓ Supporting SW and tools
- Permissive, open-source, export-friendly **license**

OpenHW governance

- Not-profit organization steered by its members
- Based on Eclipse Foundation's processes
- Target industrial-grade quality

Participation is encouraged:

- Share IP development costs
- Influence technical content
- Get recognized as a contributor

Apache / Solderpad permissive licences

- Freely use, modify, integrate in proprietary solutions
- No need to publish modifications, no viral effect

Value generation

- Share cost instead of purchasing proprietary IIP
- Customize for own application
- Increase control on your solutions
- Easier white box certification

Business models

- Commercial SW/HW/tooling add-ons
- Maintenance and support offers

Reduced supplier / export risks


- Ability to fork; no end-of-life
- Significantly lower exposition to export control

Open-source RISC-V application core

- Supports rich OSes like Linux

Common source code, two flavors:

- CV64A6
 - 64-bit
 - ARIANE donated by ETH Zürich to OpenHW
- CV32A6
 - 32-bit
 - Compact version designed by Thales




An academic project
turning into an industrial-
grade CPU core

HW implementations



CV32A6	FPGA			
Frequency	125 MHz			
Performance	2.25 CoreMark/MHz 281 CoreMark			
Resources	10,416 LUT	6,313 FF	10 BRAM	4 DSP
Technology	Zynq UltraScale+ -3			
Configuration	RV32IMA, 8K D\$ + 8K I\$, noFPU, MMU			

CV32A6	ASIC
Frequency	900 MHz
Performance	2.5 CoreMark/MHz 2250 CoreMark
Resources	80 kgates
Technology	28 nm (worst case corner)
Configuration	RV32IMA, 8K I\$ + no D\$, noFPU, MMU



Ongoing work.
More optimizations
are coming!

THALES
Building a future we can all trust

This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales - © Thales 2018 All rights reserved.



100 MHz



Some optimizations are also beneficial for ASIC.

Multi-sourcing



OPENHWTM
— PROVEN PROCESSOR IP —

- For **ASIC targets** (32/64 bit)
- For **any FPGAs** (32 bit)




**Leverage your investment:
reuse your HW/SW
architectures throughout
your product range
(multi-sourcing: any ASIC
and FPGA vendors)**

THALES
Building a future we can all trust

CVA6 2022 results: Linux Yocto available



yocto
PROJECT



Up-to-date Yocto embedded Linux released:


- The most popular distribution generator for embedded systems
- 32- and 64-bit support
- Built upon U-Boot and OpenSBI
- <https://github.com/openhwgroup/meta-cva6-yocto>

```
Terminal - u1056@akira: ~
Fichier Edition Affichage Terminal Onglets Aide
[ 10.880714] ehci-hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[ 10.891041] ehci-pci: EHCI PCI platform driver
[ 10.900968] ehci-platform: EHCI generic platform driver
[ 10.915255] ehci-hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
[ 10.927128] ohci-pci: OHCI PCI platform driver
[ 10.938708] ohci-platform: OHCI generic platform driver
[ 10.981055] usbcore: registered new interface driver uas
[ 10.996561] usbcore: registered new interface driver usb-storage
[ 11.025103] mousedev: PS/2 mouse device common for all mice
[ 11.129083] mmc spi spi0.0: SD/MMC host mmc0, no WP, no poweroff, cd polling
[ 11.163846] usbcore: registered new interface driver usbhid
[ 11.172234] usbhid: USB HID core driver
[ 11.235583] NET: Registered protocol family 10
[ 11.411432] Segment Routing with IPv6
[ 11.422707] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
[ 11.476626] NET: Registered protocol family 17
[ 11.499638] 9pnet: Installing 9P2000 support
[ 11.511332] Key type dns_resolver registered
[ 11.524237] debug vm pgtbl: [debug vm pgtbl] Validating architecture page table helpers
[ 11.635945] mmc0: host does not support reading read-only switch, assuming write-enable
[ 11.648582] mmc0: new SDHC card on SPI
[ 11.719816] mmcblk0: mmc0:0000 SD32G 28.9 GiB
[ 13.027532] GPT:Primary header thinks Alt. header is not at the end of the disk.
       not at the end of the disk.
       rect GPT errors.
       recovery required on readonly filesystem
       access will be enabled during recovery
       very complete
       ded filesystem with ordered data mode. Opts: (null)
       (filesystem) readonly on device 179:3.
       ory: 212K
       ocess
       ounted. Opts: (null)
Linux cv32a6-genysys2 5.10.7-yocto-standard #1 SMP Wed Jan 11 11:02:33 UTC 2023 riscv32 GNU/Linux
@cvc32a6-genysys2:/home/root#
[cva6-sdk0]:bash 1:[tmux]* 2:vi 3:bash 4:sudo 5:bash
"akira" 16:48 01-fevr.-23
```


Demonstrator – Doom on CV32A6 soft-core


Demonstrates CV32A6 softcore performance

- Support of high-level software applications
- Implementation on the Genesys 2 FPGA board
 - Kintex 7 (XC7K325T-2FFG900C)
 - DDR3
 - PMOD-VGA connected to a monitor
- Yocto Linux OS running
- VGA framebuffer integration
 - SVGA 800x600 at 60FPS
- Chocolate-doom
 - 15 FPS



Ready for products

- Augmented reality
- Embedded HMI



RISC-V student contest

Organized by



➤ Prizes sponsored by Thales

Goals

- Promote RISC-V and computer architecture in French education
- Extend RISC-V and OpenHW communities
- Strengthen industry-academy connections

2020-2021: Improve CV32A6 FPGA performance

- 13 teams from 10 universities
- Awarded: Télécom Paris, U. Toulouse III

2021-2022: Improve CV32A6 energy efficiency

- 12 teams from 7 universities
- Bernhard Quendt, Thales CTO, gave out the awards
- Awarded: U. Strasbourg (2 teams), IMT Atlantique

2022-2023: Focus on CV32A6 security



SW ecosystem



OPENHWTM
PROVEN PROCESSOR IP

Boot and
FW

- U-Boot
- OpenSBI



U-Boot



yocto
PROJECT



OS
support


- **Linux**: 32 & 64 bit
- **Yocto** honister, Buildroot 2021.08
- **FreeRTOS**: 32 & 64 bit
- CVA6 compatible with many others

Compiler

- Standard **GCC** (11.2)
- Libraries: **glibc** (2.70) & others
- LLVM on the roadmap

Debug

- HW and baremetal: JTAG probe, OpenOCD, GDB
- Linux-based: GDB server, GDB/Eclipse IDE




Full open-source software
ecosystem

Protect your HW investments

THALES
Building a future we can all trust

- Continuous integration (CI)
- Leverages Google open-source components and OpenHW methodology
- Next steps:
 - Complete UVM testbench
 - New test sequences
 - 100% functional coverage (UVM-based)



Verification artifacts will be available as open-source.

Target is 100% verification coverage.

CV-X-IF interface to extend the CVA6 instruction set


- Current or future RISC-V extensions
- Custom extensions (crypto, DSP, AI...)

CV-X-IF specified by OpenHW Group

- Open specification, can be used off OpenHW
- Reuse coprocessors between CORE-V cores (CVA6, CV32E40X, CVE2)

Compiler support

- Seamless for RISC-V standard extensions
- LLVM should ease the support of custom extensions
- Inline ASM possible for specific processing




OPEN



**Speed up your application
with a custom accelerator**

**Add extensions without fully
re-validating the core**

Soft-core roadmap



An industrial roadmap
for an open-source
soft-core

Conclusion

Join the development of an industrial-grade open-source processor

- Get funding from the HE, KDT JU and ESA for IoT and Edge and EuroHPC JU for HPC and Edge
 - EU institutions are strongly supporting RISC-V sovereign technologies
- Influence next developments for your future products

Participate in the next open-source revolution

- The next “Linux” for hardware CPUs

Use the CVA6 in your future products

- For ASIC and FPGAs
- With a strong open SW ecosystem

And we will success with a sustainable Ecosystem and Mass Production

Thanks to the Thales Teams :

- DIS/INVIA,
- Thales INDIA,
- TRT-Fr.