



ANDREI IVANOV, TIMO SCHNEIDER, LUCA BENINI, TORSTEN HOEFLER

RIVETS: An Efficient Training and Inference Library for RISC-V with Snitch Extensions



Problem

Deep Learning libraries for RISC-V?

	muRISCV-NN	PULP-NN	XNNPACK	OneDNN
Extensions	Vector "V" Packed "P"	Xpulp [1]	Vector "V"	Vector "V"
Precision	Integer	Subbyte-quantized integer	Floating-point	Floating-point
Kernels	Softmax, Pooling, Conv, LSTM, SVD, ReLu, Sigmoid	Add, Pooling, Linear, MatMul	Sqrt, Sqr, Abs, Neg, HSwish, Clamp	Pooling

The missing parts:

- Optimized for **performant** floating-point
- Focus on **training** and inference

^[1] M. Gautschi *et al.*, "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 10, pp. 2700-2713, Oct. 2017, doi: 10.1109/TVLSI.2017.2654506.



Deep Learning API specifications

NVIDIA cuDNN

NVIDIA GPU



oneAPI

and the second second

OneDNN (part of Intel oneAPI)

- Intel CPU/GPU
- Arm 64-bit AArch64
- Experimental:
 - NVIDIA/AMD GPU
 - OpenPOWER (PPC64),
 - IBMz (s390x)
 - RISC-V

ONNX: Open Neural Network Exchange

- ONNXRuntime: relies on "Execution Providers"
- Training: NVIDIA/AMD GPU (cuDNN, ROCm)
- Inference: x86_32, x86_64, ARM32v7, ARM64, PPC64LE



Common kernels:

- Convolution
- Matrix multiplication
- Pooling
- Statistical normalization
- Activation functions





Target platform

- Snitch cluster [1]
- TCDM: Tightly Coupled Data Memory Programmable scratchpad memory
- Extensions targeting fast floating point computations



The second second

[1] F. Zaruba, F. Schuiki, T. Hoefler and L. Benini, "Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads," in *IEEE Transactions on Computers*, vol. 70, no. 11, pp. 1845-1860, 1 Nov. 2021, doi: 10.1109/TC.2020.3027900.

Snitch Extensions

- SSR: Stream Semantic Registers [1]
- FREP: Floating-point repetition
- SDMA: Snitch asynchronous DM: 1D and 2D asynchronous copies
- SmallFloat [2]: Support of fp8, fp16, fp32, fp64 inside the 64-bit register

F. Schuiki, F. Zaruba, T. Hoefler and L. Benini, "Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores," in *IEEE Transactions on Computers*, vol. 70, no. 2, pp. 212-227, 1 Feb. 2021, doi: 10.1109/TC.2020.2987314.
 G. Tagliavini, S. Mach, D. Rossi, A. Marongiu and L. Benini, "Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA," *2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Florence, Italy, 2019, pp. 654-657, doi: 10.23919/DATE.2019.8714897.

Extension: SSR

Configuration:

- size = 3, stride = 1
- size = 2, stride = 2
- size = 2, stride = 3

Motivation: remove explicit loads and stores from instruction flow

and the second

Extension: FREP

Motivation: remove branching and loop counter increments

fadd.d ft3, ft0, ft3 "repeat 1 instruction 5 times"

frep.o 5, 1, 0, 0 fadd.d ft3, ft0, ft3

The second s

8

$$dst(b,n) = \gamma(n) \cdot \frac{src(b,n) - \mu(b)}{\sqrt{\sigma^2(b) + \epsilon}} + \beta(n)$$

4-stage computation

for (size_t b = 0; b < B; b++) {</pre> mu[b] = 0:for (size_t n = 0; n < N; n++) {</pre> mu[b] += src[b * N + n]:stage 1: compute mean } mu[b] /= N; sigma[b] = 0;for (size_t n = 0; n < N; n++) {</pre> stage 2: find difference dst[b * N + n] = src[b * N + n] - mu[b];}
for (size_t n = 0; n < N; n++) {</pre> sigma[b] += SQR(dst[b * N + n]);stage 3: compute denominator } sigma[b] = 1.0 / SQRT(sigma[b] / (N - 1) + eps);
for (size_t n = 0; n < N; n++) {</pre> dst[b * N + n] = gamma[n] * dst[b * N + n] * sigma[b] + beta[n]; stage 4: compute result

D = dst-src // distance between src and dst array starts in memory P = beta-gamma

$dst(b,n) = \gamma(n) \cdot \frac{src(b,n) - \mu(b)}{\sqrt{2}(n)} + \beta(n)$	SSR 0	SSR 1	SSR 2
$\sqrt{\sigma^2(b) + \epsilon}$ shapes:	[B, 2, 2, N]	[B, N, 2]	[B, 2, N]
strides:	[N, D, 0, 1]	[N, 1, P]	[N, 0, 1]
for (size_t b = 0; b < B; b++) {			
mu[b] = 0; for (size_t n = 0; n < N; n++) {			
mu[b] += src[b * N + n];	read src		
mu[b] /= N;			
for (size_t n = 0; n < N; n++) {	read src		write dst
$\frac{dst}{b} \times N + n = \frac{src}{b} \times N + n - mu[b];$			
<pre>for (size_t n = 0; n < N; n++) { sigma[b] += SOR(dst[b * N + n]);</pre>	road det		
}	Teau usi		
$for (size_t n = 0; n < N; n++) \{$		read y	
<pre>dst[b * N + n] = gamma[n] * dst[b * N + n] * sigma[b] + beta[n]; }</pre>	read dst	road ß	write dst
}		ieau p	

a second

$$dst(b,n) = \gamma(n) \cdot \frac{src(b,n) - \mu(b)}{\sqrt{\sigma^2(b) + \epsilon}} + \beta(n)$$

Mar and and the

	Functional block [1]	Operation	Peak ops/cycle	latency [cycles]
	ADDMUL	fma, add, mul	1	4
	DIVSQRT	sqrt, div	0.05	22
	COMP	min, max, abs	1	1
	SDMA	byte transfer	60	166
For (size_t i = 0; i < N; i++) { x += y[i]; x += y2[i]; $x_{1} += y_{2}[i];$ $x_{2} += y_{2}[i];$ $x_{3} += y_{3}[i];$ }				
fadd.d ft3, ft0, ft33 cycle delayfadd.d ft3, ft0, ft33 cycle delayfadd.d ft3, ft0, ft3fadd.d ft4, ft0, ft4fadd.d ft3, ft0, ft3fadd.d ft5, ft0, ft5fadd.d ft3, ft0, ft3fadd.d ft6, ft0, ft5fadd.d ft3, ft0, ft3fadd.d ft6, ft0, ft6fadd.d ft3, ft0, ft3fadd.d ft3, ft0, ft3				
	t	SSR 0	↑	

[1] S. Mach, F. Schuiki, F. Zaruba and L. Benini, "FPnew: An Open-Source Multiformat Floating-Point Unit Architecture for Energy-Proportional Transprecision Computing," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 4, pp. 774-787, April 2021, doi: 10.1109/TVLSI.2020.3044752.

Memory bank conflicts

- TCDM: 32 banks 4 KiB each
- 4 superbanks: group of 8 consecutive banks

A STATE STATE OF THE STATE OF T

LayerNorm execution timeline

SSR configuration: stride, size

and the second s

Layernorm Batch=128 N=128

	InCopy	InCopy	Barrier		OutCopy InCopy Barrier	OutCopy	InCopy Barrier	OutCopy	Barrier	Out	itCopy
ConfSSR	Barrier		Compute	В	Compute		Compute		Compute	Ba	Barrier
ConfSSR	Barrier		Compute	В	Compute	В	Compute		Compute	Bi	Barrier
ConfSSR	Barrier		Compute	В	Compute	В	Compute		Compute	Bi	Barrier
ConfSSR	Barrier		Compute	B	Compute	В	Compute	В	Compute	Ba	Barrier
ConfSSR	Barrier		Compute		Compute	В	Compute	B	Compute	B Ba	arrier
ConfSSR	Barrier		Compute		Compute		Compute	Ba	Compute	B Ba	arrier
ConfSSR	Barrier		Compute		Compute		Compute		Compute	B Ba	arrier
ConfSSR	Barrier		Compute		Compute	В	Compute		Compute	Ba	arrier

Evaluation

Peak compute [cycles]

- Abs: *N* COMP
- BGEMM: $B \cdot M \cdot K \cdot N$ ADDMUL
- LayerNorm: B(5N + 2) ADDMUL + 2B DIVSQRT

Functional block	Operation	Peak ops/cycle	latency [cycles]
ADDMUL	fma, add, mul	1	4
DIVSQRT	sqrt, div	0.05	22
СОМР	min, max, abs	1	1
SDMA	byte transfer	60	166

"Abs" I/O requirements [bytes/cycle]:

- Required: $8 \cdot 2 \cdot 8 > 60$
- Available: $3.75 \cdot 2 \cdot 8 = 60$

SSR memory accesses

Moving forward: end-to-end model support

 Oliver Rausch, Tal Ben-Nun, Nikoli Dryden, Andrei Ivanov, Shigang Li, and Torsten Hoefler. 2022. A data-centric optimization framework for machine learning. In Proceedings of the 36th ACM International Conference on Supercomputing (ICS '22). Association for Computing Machinery, New York, NY, USA, Article 36, 1–13.
 Tal Ben-Nun, Johannes de Fine Licht, Alexandros N. Ziogas, Timo Schneider, and Torsten Hoefler. 2019. Stateful dataflow multigraphs: a data-centric model for performance portability on heterogeneous architectures. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '19). Association for Computing Machinery, New York, NY, USA, Article 81, 1–14.

Conclusions

Systems, vol. 25, no. 10, pp. 2700-2713, Oct. 2017, doi: 10.1109/TVLSI.2017.2654506.

More of SPCL's research:

splethzch						
Prot	olem					
Deep	Learning libraries	s for RISC-V?				
		muRISCV-NN	PULP-NN	XNNPACK	OneDNN	
Ī	Extensions	Vector "V" Packed "P"	Xpulp [1]	Vector "V"	Vector "V"	
	Precision	Integer	Subbyte-quantized integer	Floating-point	Floating-point	
	Kernels	Softmax, Pooling, Conv, LSTM, SVD, ReLu, Sigmoid	Add, Pooling, Linear, MatMul	Sqrt, Sqr, Abs, Neg, HSwish, Clamp	Pooling	
The	missing parts:					
• C • F	Optimized for perf Focus on training	ormant floating-po and inference	oint			

[1] M. Gautschi et al., "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices," in IEEE Transactions on Very Large Scale Integration (VLSI)

***SPCL Sespel ETH zürich **Extension: SSR** Motivation: remove explicit loads and stores from instruction flow Configuration: • size = 3, stride = 1 • size = 2, stride = 2 • size = 2, stride = 3 fadd.d ft3, ft0, ft3 SSR 0 ft0 fadd.d ft3, ft0, ft3 fadd.d ft3. ft0. ft3 SSR 1 ft1 fadd.d ft3, ft0, ft3 SSR 2 ft2 fadd.d ft3, ft0, ft3 address space ↔ stride = 1 stride = 2 stride = 3 size = 3 size = 2 size = 2

The second second

... or spcl.ethz.ch

