




Motivation

- ❖ Execute user's workload atop filesystem, kernel.
- ❖ Simulate impact of architectural innovations quickly.

Contributions





Methodology



Stress-ng:
Originally, perform stress tests (of components) by causing thermal overruns

Calibrate for IPC

Stress CPU with "stressors"




Simulator vs. Hardware performance for stress-ng benchmarks

Validated simulator

Results

Simulator vs. Hardware performance for SPEC2017 applications

Component: Attribute	Baseline Value	Calibrated Value
Read Memory Functional Unit : Op Latency	4 (cycles)	2 (cycles)
Integer Division Functional Unit : Op Latency	33 (cycles)	19 (cycles)
Branch Predictor : Type	Tournament	Multiperspective Perceptron
Fetch2-Fetch1 : Backward Delay	1 (cycle)	0 (cycle)
Execute Unit : Branch Delay	1 (cycle)	3 (cycles)
L1 Cache : Associativity	2	8
L1 -Data Cache : Clusivity	Mostly exclusive	Mostly inclusive



- Error reduced by more than 20% with calibrated CPU in gXR5
- 3.1% exec. time error (at most) for SPEC2017 applications with similar Instructions

Acknowledgments

This work has been partially supported by the EC H2020 WiPLASH project (GA No. 863337), the EC H2020 FVLLMONTI project (GA No. 101016776), and the ECO4AI project from HES-SO.

References

- "Rocket-Chip-Generator." url: https://bar.eecs.berkeley.edu/projects/rocket_chip.html
- "gXR5: A gem5-based full-system RISC-V simulator." url: <https://www.epfl.ch/labs/esl/research/2d-3d-system-on-chip/gXR5>.
- "QEMU". url: <https://www.qemu.org>
- "Hifive-freedom-unleashed." url: <https://www.sifive.com/boards/hifive-unleashed>.
- N. Binkert et al. "The gem5 simulator". In: ACM SIGARCH computer architecture news 39.2 (2011), pp. 1-7.
- Rajagopalan Desikan et al. "Measuring experimental error in microprocessor simulation". In: ISCA (2001).
- Quentin Huppert et al. "Memory hierarchy calibration based on real hardware in-order cores for accurate simulation". In: DATE (2021).