Compact CORDIC accelerator implementation for embedded **RISC-V** core



Alexey Shchekin, Ettore Giliberti

→ Codasip Studio and RISC-V Processors



- Using CodAL architecture description language

→ CORDIC accelerator implemented with CodAL



element i_cordic { assembly { "cordic" dst "," src }; binary { 0:bit[12] src opc dst OPC_CORDIC}; semantics { angle = rf_gpr_read(**src**); cos = CORDIC_GAIN; sin = 0;for (shift=0; shift < ITERATIONS; shift++) {</pre> **if** (angle<0) { cos += sin >>> shift; sin -= cos >>> shift; angle += tan[shift];

//Read the input angle from **src** //Set the initial cos,sin values

// 16 iterations //Rotate CW if angle is negative

//Next cos,sin values

//Rotate CCW if angle is positive



//Next cos,sin values

//Write the results to dst //Set the instruction latency

\rightarrow How customization affects the PPA



1 custom instruction call to start "CORDIC" flow **16** cycles to get the result **16-bit** fixed-point results representation

(TSMC 28nm)	RISC-V(L31)	+ CORDIC
Area, a.u.	100%	104.4%
Performance gain	1x	24.3x
Energy consumption	100%	7.4%

Design time, lines of code in		Lines of code
CodAL		in Verilog
3 person-days	210	600 (~ <mark>3x</mark>)

