


KAMELEON, A RISC-V BASED 2-CORE MULTI-ACCELERATOR ACADEMIC SoC


BARCELONA SUPERCOMPUTING CENTER, UNIVERSITAT DE BARCELONA, UNIVERSITAT AUTÒNOMA DE BARCELONA, UNIVERSITAT POLITÈCNICA DE CATALUNYA, UNIVERSITAT ROVIRA I VIRGILI, INSTITUT DE MICROELECTRÒNICA DE BARCELONA-CNM

OVERVIEW


Kameleon, the final chip of the DRAC project, is an SoC based on the RISC-V ISA. It integrates two cores, one of them with an out of order back-end, and four accelerators.



SARGANTANA




WFA



- First ASIC accelerator of the wavefront alignment (WFA) algorithm for pairwise alignment of DNA sequences.
- Supports the alignment of DNA sequences with lengths of up to 10K bases.
- Can detect up to 1K differences between each pair of sequences.
- Contains a configurable backtrace data generator.
- Contains a DMA engine with direct access to the main memory.
- Provides 1076x performance over implementing the algorithm on the Sargantana CPU.
- Capable of reaching 1 GHz work frequencies.


PQC



- Post-Quantum Cryptography accelerator for the Classic McEliece Key-Encapsulation Mechanism.
- Based on an HLS-Design Approach.
- Encryption/Decryption functionality of security level 1.
- Capable of reaching 1 GHz work frequencies.
- Uses a 255 KB Public Key, a 6.3 KB Secret Key and a 128 B Ciphertext.


- Sargantana: In order general purpose processing core.
- Lagarto Ka: Out of order general purpose processing core.
- PQC: Hardware cryptography accelerator for the Classic McEliece Key-Encapsulation Mechanism.
- SAURIA: Systolic Array tensor Unit for Artificial Intelligence, designed towards autonomous driving.
- Picos: Hardware accelerated task scheduler.
- WFA: Hardware accelerator for the Wavefront alignment algorithm, for genomics study.
- PLL: Generating up to 2 GHz internal frequency.
- 4 line Serializer/Deserializer, up to 8 Gbps transfer rate.

LAGARTO KA




- 2-way 64-bit Super-scalar Out of Order General purpose processing core.
- Supports the I, M and A extensions of the RISC-V ISA.
- Formed by two main blocks, a sequential front-end and an out of order back-end.
- Design focused on reducing energy consumption.
- Capable of reaching 0.897 IPC in the RISC-V benchmark and 0.988 IPC in the EEMBC benchmark.


SAURIA



- Energy-efficient neural accelerator for DNN workloads.
- Approximate arithmetic reduces power consumption by 30% with no significant accuracy loss.
- Array size of 8×16 (128 PEs) and FP16 arithmetic precision.
- Capable of reaching 500 MHz work frequencies.
- Peak throughput of 128 GFLOP/s and peak energy-efficiency of 1.41 TFLOP/(s·W).
- Integrated on-the-fly im2col.




PHYSICAL DESIGN



- Globalfoundries' 22nm FDSOI technology.
- $3 \times 3 \text{ mm}^2$ die with 203 IO pins.
- Kyocera's CERQUAD FP 208 package.
- Area bounded design.
- 11 metal layer design.
- Design made using Cadence tools. Verification done with Cadence and Mentor tools.
- Separated power delivery for the analog IPs to decrease voltage ripple in the digital areas of the chip.
- 0.8 V internal supply voltage, 1.8 V IO supply voltage.

ACKNOWLEDGEMENTS



The DRAC project is co-financed by the European Union Regional Development Fund within the framework of the ERDF Operational Program of Catalonia 2014-2020 with a grant of 50% of total cost eligible.

CONTACT

Miquel Moretó Planas: miquel.moreto@bsc.es
David Aguiló Domínguez: david.aguilo@bsc.es