

## Floating Point HUB Adder for RISC-V Sargantana Processor



Gerardo Bandera, Julio Villalba



*Computer Architecture Dept,* University of Málaga Javier Salamero<sup>1</sup>, Miquel Moreto<sup>1,2</sup>

<sup>1</sup>BSC-CNS - Barcelona Supercomputing Center <sup>1,2</sup>Computer Architecture Dept, UPC



## HUB FP format (Half Unit Biased format)





## Advantages of HUB format:

- Two's complement  $\rightarrow$  bit-wise inversión
- Round to nearest  $\rightarrow$  by truncation
- Same precision and accuracy as its conventional counterpart
- One less bit in Data path for round to nearest adders 1.xxxxx...xxxGRT (conventional) 1.xxxxx...xxxG1 (HUB)
- Sargantana:
  - No sticky calculation (T), No rounding bit (R)
  - No rounding stage  $\rightarrow$  Save one pipeline stage

## Main features of Sargantana processor:

- 64-bit in order Linux-capable RISC-V CPU
- Implements the RV 64 ISA
- Uses SIMD unit
- RVV 0.7.1 vector extensión
- Custom application specific instructions
- 7-stage CPU pipeline with register renaming, out-oforder write-back and a non-blocking memory accesses.
- 16KB InstL1 32KB DataL1cache, 512KB L2

