

Odysseas Chatzopoulos    George Papadimitriou    Vasileios Karakostas    Dimitris Gizopoulos

Computer Architecture Lab, University of Athens, Greece

<http://cal.di.uoa.gr>


## Motivation

- The **slowdown of CMOS scaling** has led to the widespread use of **heterogeneous SoCs**
- Need for tools that enable fast **design space exploration and modeling** of such designs containing RISC-V cores
- We achieve this goal by porting **gem5-SALAM [MICRO'20]**, a cutting-edge Domain Specific Accelerator (DSA) simulator, to **RISC-V**
- gem5-SALAM is based on the widely-used gem5 microarchitectural simulator and works **by instrumenting the LLVM** of C descriptions of DSAs


- By doing this we minimize the manual effort required for deploying bare-metal applications and have full bare-metal C library support in the form of **Newlib**

- The automatic gem5 configuration script generator used an Arm gem5 configuration script as a template
  - To port the generator to RISC-V, we swapped the **Arm-specific script template** to an already existing **RISC-V full-system configuration script**
  - We also made modifications to initialize the gem5-SALAM components, and added the accelerator **memory mapped addresses** to the address ranges of the **RISC-V** platform


## Simulation Framework Architecture



## Execution Time of Different Configurations



## Area Overhead of Different Configurations



## Porting gem5-SALAM to RISC-V

- The interrupt system used by gem5-SALAM hardware components employed the **Arm General Interrupt Controller (GIC)** for posting interrupts to the host CPU
  - We translate the GIC functionality to the **RISC-V Platform Level Interrupt Controller (PLIC)** implemented in gem5
- The bare-metal software infrastructure included **Arm specific boot code and interrupt handler support**
  - We use **SiFive's Freedom-E SDK** since the HiFive platform that gem5 supports is based on the **SiFive U54 RISC-V SoC**. The SDK provides device drivers and system calls that allow for easy configuration of interrupts, UART communication, HW timers

- In the two graphs above we can observe the **inverse relationship** between **performance and area** of two different accelerator designs. Configurations C1 - C5 contain an increasing amount of functional units
- This enhanced version of gem5-SALAM can be used to find the ideal trade-off between these metrics