

# Accelerating Irregular Workloads with Cooperating Indexed Stream Registers

Paul Scheffler<sup>1</sup>, Luca Benini<sup>1,2</sup>

<sup>1</sup>Integrated Systems Laboratory, ETH Zurich



<sup>2</sup>Department of Electrical, Electronic, and Information Engineering, University of Bologna

## 1 Motivation

- Irregular workloads (e.g. sparse ML and graph analytics) are **inefficiently handled** in SoA architectures<sup>1</sup>
- CPU, GPU, and accelerator hardware proposals **fall short** in terms of generality or hardware overhead<sup>2</sup>
- We propose and evaluate a RISC-V **stream register (SR)** extension accelerating irregular workloads

## 2 Architecture


- Backward-compatible** to existing affine SR design<sup>3</sup>
  - Register accesses *implicitly* push or pop streams
- Indexed SR (ISR)<sup>2</sup>:** Extend SR with **streaming indirection**:
  - Existing affine generator fetches **packed indices** (8 .. 64b) from memory
  - Programmable **index shift** to access higher data axes or structs
  - Unlike RVV indexed ops: indices reside in memory
    - Sparse-dense LA, stencils, compressed data streams...
- Cooperating ISRs (CISRs)<sup>2</sup>:** 2-3 SRs exchange **indices** for **intersection** or **union** of index streams:



- Assume operands based on **sparse vectors** encoded as a **value + index array pair** (e.g. CSR, CSF)
- Index comparator** between two ISRs *masks* elements or *injects* zero elements in *trailing* index stream
- Optional **Egress SR (ESR)** writes out sparse array pair
  - Sparse-sparse LA, graph pattern mining...

## 3 Results

- Evaluation in eight-core RV32 **Snitch cluster**<sup>4</sup>
- GF12LP+ implementation: **+1.8% area** over cluster with affine SRs<sup>3</sup>, **no timing impact**
- Performance evaluation against RV32G in **RTL simulation**:



- Single core*: up to **7.0x** and **9.8x** speedups on sparse-dense and sparse-sparse LA
- Cluster*: up to **5.0x**, **5.9x**, **3.7x** speedups on sparse-dense LA, sparse-sparse LA, and stencils
- Cluster*: up to **93%** FPU utilization, **3.0x** less energy

## 4 Conclusion

- CISRs extend affine SRs with hardware **indirection**, **intersection**, and **union** to accelerate irregular workloads
- Enable multicore speedups and energy savings of up to **5.9x** and **3.0x** over RV32G and FPU utilizations of up to **93%**
- CISRs could provide a **first step toward formal RISC-V extensions** for SRs and irregular workloads

## References

- June 2022 HPGC Results. <https://www.hpcg-benchmark.org/custom/index.html#Flid=155&slid=313.html>.
- P. Scheffler, F. Zaruba, F. Schuiki, T. Hoefer, and L. Benini, "Sparse Stream Semantic Registers: A Lightweight ISA Extension Accelerating General Sparse Linear Algebra". 2023. Available: <https://arxiv.org/abs/2305.05559>.
- F. Schuiki, F. Zaruba, T. Hoefer and L. Benini, "Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores". In: *IEEE Trans. Comput.* 70 (2021), pp. 212–227.
- F. Zaruba, F. Schuiki, T. Hoefer and L. Benini, et al. "Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads". In: *IEEE Trans. Comput.* 70 (2021), pp. 1845–1860.