



Riccardo Alidori\*, Andrea Bocco\*

Corresponding author: riccardo.alidori@cea.fr.

## Context



## SOA & Proposed VP FP Formats



## VaRIable Precision Core (VRP<sup>[4]</sup>)




Fig 1. The VRP Core<sup>[4]</sup>

## Benchmarking

Run applications for each parameter configuration of each format

High-precision application: Gauss Elimination on a 100x100 Hilbert Matrix




Fig 5. Gaussian Elimination residual error results. Best format configurations


Low-precision application: In-place FFT algorithm on a 8192 samples signal

Size [Bits]	UNUM %	X %	PSTD %	PCUST %	NCP %	MP %	Standard FP %
8		77.65	75.65	75.65	79.67	75.65	
16	99.85	98.82	99.43	99.43	99.43	99.42	94.54
24	99.42	99.94	99.99	99.99	99.98	99.98	
32	99.95	100	100	100	100	100	100

Fig 6. FFT accuracy results. Best format configurations

**Conclusion:** Choosing between VP FP formats may be irrelevant for high-precision applications, while it has some benefit when handling small-size variables.

## VP FP RISC-V HW Support



This work has been performed in the context of the EPI project, which has received funding from the European Union's Horizon 2020 research and innovation program under Grant Agreement EPI-SGA1: 826647.

[1] IEEE Standard for Floating-Point Arithmetic. doi: 10.1109/IEEESTD.2008.4610935.  
 [2] John Gustafson. The End of Error: Unum Computing. doi:10.1201/9781315161532.  
 [3] Gustafson and Yonemoto. Beating Floating Point at Its Own Game: Posit Arithmetic. doi: 10.14529/jsf170206.  
 [4] Yves Durand et al. Accelerating Variants of the Conjugate Gradient with the Variable Precision Processor. doi: 10.1109/ARITH54963.2022.00017.