

# Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis

#### Jean-Michel Gorius, Dylan Léothaud, Simon Rokicki, Steven Derrien

Univ Rennes, Inria, CNRS, IRISA

RISC-V Summit Europe - Munich June 2024

### **∮** SIRISA



### **Processor Design Landscape**



Low energy

**High performance** 

#### This work

Rely on High-Level Synthesis to automatically synthesize pipelined processors from an Instruction Set Simulator



# **Customizing Instruction Set Processors**

#### Instruction set

Example instrucmtion	Instruction name	Meaning
add x1,x2,x3	Add	Regs[x1]←Regs[x2]+Regs[x3]
addi x1,x2,3	Add immediate unsigned	Regs[x1]←Regs[x2]+3
lui x1,42	Load upper immediate	Regs[x1]←0 <sup>32</sup> 排42排40 <sup>12</sup>
s]] x1,x2,5	Shift left logical	Regs[x1]←Regs[x2]<<5
slt x1,x2,x3	Set less than	if (Regs[x2] <regs[x3]) Regs[x1]←1else Regs[x1]←0</regs[x3]) 

#### Micro-architecture



Circuit



#### ISS or DSL specification



#### **Proprietary DSLs**



#### Verilog, Chisel





## Synthesizing a CPU from an Instruction Set Simulator in C

```
unsigned int ir = fetch(mem, pc);
pc += 4;
struct decode_info dc = decode(ir);
unsigned int rs1 = x[dc.rs1];
unsigned int rs2 = x[dc.rs2];
switch(opcode(dc)) {
case RISCV_ADD:
 x[dc.rd] = add(rs1, rs2);
  break;
case RISCV_MUL:
  x[dc.rd] = mul(rs1, rs2);
  break;
case RISCV JAL:
 pc = pc + dc.simm_J;
  break:
case RISCV_LD:
  if(dc.funct3 == RISCV_LD_LB)
     x[dc.rd] = mem[rs1 + dc.imm_S];
  else if(/* ... */)
   11 ...
  break;
// ...
```

while(1) {



#### Main challenge

Current HLS can't generate **efficient** pipeline because of **static scheduling** 



### Synthesizing a CPU from an Instruction Set Simulator in C



#### Key takeway

Static scheduling is pessimistic and can't generate efficient processor pipeline



### Synthesizing a CPU from an Instruction Set Simulator in C





### **State-of-the-art: Speculative High-Level Synthesis**

#### Source-to-source transformations enabling Speculative HLS





## Back to full scale RISC-V ISS

```
while(1) {
 unsigned int ir = fetch(mem, pc);
 pc += 4;
  struct decode_info dc = decode(ir);
 unsigned int rs1 = x[dc.rs1];
  unsigned int rs2 = x[dc.rs2];
  switch(opcode(dc)) {
  case RISCV_ADD:
   x[dc.rd] = add(rs1, rs2);
   break;
  case RISCV_MUL:
   x[dc.rd] = mul(rs1, rs2);
    break;
  case RISCV_JAL:
   pc = pc + dc.simm_J;
   break;
  case RISCV_LD:
    if(dc.funct3 == RISCV_LD_LB)
       x[dc.rd] = mem[rs1 + dc.imm_S];
    else if(/* ... */)
     11 ...
    break;
  11 ...
}
```



#### **∮ S I R I S A**





Jean-Michel Gorius, Simon Rokicki, Steven Derrien. A Unified Memory Dependency Framework for Speculative High-Level SynthesisCC 2024 - ACM SIGPLAN International Conference on Compiler Construction, Mar 2024, Edinburgh (Ecosse), United Kingdom.

### **∮** SIRISA



## Automatic DSE Example: Pipeline depth







RV32IM



S. Rokicki, D. Pala, J. Paturel, and O. Sentieys, "What You Simulate if What You Synthesize: Design of a RISC-V Core from C++ Specifications," in RISC-V Workshop, 2019 A. Traber, F. Zaruba, S. Stucki, A. Pullini, G. Haugou, E. Flamand, F. K. Gurkaynak, and L. Benini, "PULPino: A small single-core RISC-V SoC," in RISC-V Workshop, 2016 https://github.com/usb-bar/riscv-sodor



# Conclusion

#### Main results

- Fully automated exploration of CPU designs
- Memory speculation, pipeline depth, non-pipelined multi-cycle operations
- Competitive area and performance

#### Future work

- Unrolling main loop to synthesize superscalar
- How to integrate out-of-order execution

#### Contact

- Poster Wednesday (yesterday) at stand C-05
- Email: <u>simon.rokicki@irisa.fr</u>