



SYNOPSYS®

Open Virtual Platforms APIs Enable High-Quality, Easily Maintained Processor Models

Larry Lapidés, Lee Moore, Simon Davidmann

27 June 2024


Open Virtual Platforms (OVP) APIs Enable High Quality RISC-V Models

- Use cases and requirements for RISC-V processor models
- ImperasFPM fast processor model architecture
- OVP APIs
- Case studies
- Summary

OVP APIs Enable High Quality RISC-V Models

- **Use cases and requirements for RISC-V processor models**
- ImperasFPM fast processor model architecture
- OVP APIs
- Case studies
- Summary

RISC-V Processor Model Use Cases



RISC-V Processor Model Requirements are Driven by the Use Cases

This is a lot more than just an Instruction Set Simulator (ISS)


- Model the ISA, including all versions of the ratified spec, and stable unrated extensions
- Easily update and configure the model for the next project – model cannot be “one-off”
- User-extendable for custom instructions, registers, ...
- Model actual processor IP, e.g. Andes, SiFive, OpenHW CORE-V, MIPS, ARC-V, ...
- Well-defined test process including coverage metrics
- Interface to other simulators, e.g. SystemVerilog, SystemC, ...
- Interface to software debug tools, e.g. GDB/Eclipse, Lauterbach, GHS, ...
- Interface to software analysis tools including access to processor internal state, etc.
- Interface to architecture exploration tools including extensibility to timing estimation

OVP APIs Enable High Quality RISC-V Models


- Use cases and requirements for RISC-V processor models
- **ImperasFPM fast processor model architecture**
- OVP APIs
- Case studies
- Summary

Components of ImperasFPM RISC-V Processor Models

- Models are built in C using OVP APIs
- APIs are supported by a simulator engine
- All models have both C and SystemC/TLM2 native interfaces




ImperasFPMs (Fast Processor Models) for RISC-V



- Base Model implements RISC-V specification in full
- Fully user configurable to select ISA extensions and versions
- Pre-defined configurations and custom instructions for processor IP vendors
- User extensions built in a separate library do not perturb the verified Base Model, help reduce maintenance
- Because every ImperasFPM uses the RISC-V Base Model, and including users of both commercial and free tools, over 150 companies, organizations and universities have used the ImperasFPM

Models Drive Customization


- In the RISC-V world, custom instructions are added to optimize a specific application or set of applications within a domain
 - “Domain-Specific Processors”
- Models let you explore custom instructions quickly
 - Much faster to develop/analyze custom instructions in the model than by writing RTL
 - Better profiling data and other analytical tools
 - Better software debug capabilities
- Methodology
 - Start by characterizing the application to be optimized
 - Then add custom instructions, evaluate and iterate



OVP APIs Enable High Quality RISC-V Models

- Use cases and requirements for RISC-V processor models
- ImperasFPM fast processor model architecture
- **OVP APIs**
- Case studies
- Summary

ImperasFPM Architecture



- OVP APIs support ...
 - Model functionality
 - Processor analysis tools
- APIs are supported by a Just-In-Time (JIT) binary translation simulator engine
 - Translates RISC-V instructions to x86 on host PC
 - Adds in analysis “instrumentation” to the simulator, so analysis is non-intrusive
- APIs are publicly available:
<https://github.com/OVPworld/information>
- The OVP APIs have been used to develop models of 18 different instruction set architectures (ISAs), including 3 proprietary ISAs
 - Matured by supporting ISAs such as Arm and MIPS before being used for RISC-V


Why the ImperasFPM Architecture Works Well

- Performance optimization: When a specific API's performance is improved, it impacts all the models using that API
- Maintenance: When the functionality of a specific API is fixed, it flows to all the models using that API
- Documentation: Having APIs leveraged over a range of models enables better documentation of the APIs (and of the models)
- Tool interfaces: When a new model is built, existing tools automatically work with the new model
- As a result, many fewer engineers are needed to develop and maintain the ImperasFPM models
- As a result, ImperasFPM users can easily add custom features to their models


OVP APIs Enable High Quality RISC-V Models

- Use cases and requirements for RISC-V processor models
- ImperasFPM fast processor model architecture
- OVP APIs
- **Case studies**
- Summary

ImperasFPM Use Cases




Using the same model for both hardware and software verification enables significant reduction in SoC bring up time



RISC-V Processor Verification Environment Enabled by RISC-V Reference Model

- ImperasFPM is the configurable, extendable RISC-V reference model
- Continuous comparison and checking of architectural state
- Detects synchronous and asynchronous bugs
- Complete RISC-V architectural Functional Coverage model




Virtual Prototyping for Early Software Development Enabled by RISC-V Reference Model

Virtual prototypes now a mainstream technology for embedded software development/test

- Shift left software development
- Comprehensive software development environment key for AI, automotive, other industries where software optimization and certification are required
- Support for ...
 - all major RISC-V processor IP vendors
 - customers building their own RISC-V processor
- Enables Continuous Integration / Continuous Deployment (CI/CD) methodology

Virtual prototypes with ImperasFPM RISC-V models typically achieve 500-1,000 million instructions per second performance (e.g. boot Linux in ~6 sec on host PC)



Case Study: Adding CHACHA20 Encryption Instructions to Improve Performance of Character Stream Encoder

- Before adding custom instructions, character stream encoder software took ~1.3 billion instructions to execute
- Profiling showed “processLine” function took 21% of execution time
- Now add custom instructions to improve performance

- This instruction extension library will be used to develop four custom instructions
 - Each uses the same base behavior
 - Different rotation value
- When implementing new instructions, start with the decode table, including
 - The fixed fields defining the instruction class
 - The fields defining the source and result registers to be used
- In the RISC-V ISA these will be R-Type instructions in custom-1 decode space

Bits	Bit Value	Description
6 – 0	00 010 00	Custom-1 instruction class decode
11 – 7	xxxxx	Identify the result register
14 – 12	000 001 010 011 1xx	QR1 QR2 QR3 QR4 Undefined
19 – 15	xxxxx	Identify source register 1
24 – 20	xxxxx	Identify source register 2
31 – 25	0000000	Instruction decode

Instruction Decode Table

```
//  
// Create the RISC-V decode table  
//  
static vmidDecodeTableP createDecodeTable(void) {  
  
    vmidDecodeTableP table = vmidNewDecodeTable(RISCV_INSTR_BITS, RISCV_EIT_LAST);  
  
    // handle custom instruction  
    DECODE_ENTRY(0, CHACHA20QR1, "|0000000.....000.....0001011|");  
    DECODE_ENTRY(0, CHACHA20QR2, "|0000000.....001.....0001011|");  
    DECODE_ENTRY(0, CHACHA20QR3, "|0000000.....010.....0001011|");  
    DECODE_ENTRY(0, CHACHA20QR4, "|0000000.....011.....0001011|");  
  
    return table;  
  
}
```

- This decode table is then constructed in the extension library constructor
- Stored in the vmiosObject structure

Instruction Behavior is Defined Using VMI Morph Time Functions

```
//  
// Emit core implementing exchange instruction  
//  
Static void emitChaCha20(  
    vmiProcessorP      processor,  
    vmiosObjectP      object,  
    Uns32              instruction,  
    Uns32              rot1  
) {  
  
    // extract instruction fields  
    Uns32 rd = RD(instruction);  
    Uns32 rs1 = RS1(instruction);  
    Uns32 rs2 = RS2(instruction);  
  
    vmiReg reg_rs1 = vmimtGetExtReg(processor, &object->rs1);  
    vmiReg reg_rs2 = vmimtGetExtReg(processor, &object->rs2);  
    vmiReg reg_tmp = vmimtGetExtTemp(processor, &object->tmp);  
  
    vmimtGetR(processor, RISC_V_REG_BITS, reg_rs1, object->riscvRegs[rs1]);  
    vmimtGetR(processor, RISC_V_REG_BITS, reg_rs2, object->riscvRegs[rs2]);  
    vmimtBinopRRR(32, vmi_XDR, reg_tmp, reg_rs1, reg_rs2, 0);  
    vmimtBinopRC(32, vmi_ROL, reg_tmp, rot1, 0);  
  
    vmimtSetR(processor, RISC_V_REG_BITS, object->riscvRegs[rd], reg_tmp);  
}
```

Adding Custom Instructions Reduces Number of Instructions Executed, Reduces Execution Bottleneck

Model -> API -> Simulator architecture allows tools to just work automatically

```

C:\Program Files\Xilinx\SDSoC\bin>sdsoch40 --run -f "application\test_custom_instrs_11.c"
Copyright (c) 2006-2018 Synopsys Software Ltd. Contains Synopsys Proprietary Information.
Licensed Software. All Rights Reserved.
Visit www.SPEERS.com for software debug, verification and analysis solutions.

sdsoch40 started: Thu Aug 23 11:41:32 2018

Info (SP_IPB) Processor: iss/cpu0
Info (SP_IPB) Target: 'iss/cpu0' has object file read from 'application\test_custom_instrs_11.o'
Info (SP_IPB) Program Header:
Info (SP_IPB) Type:          Offset  VirtAddr  PhysAddr  FileSize  MemSize  Flags Align
Info (SP_IPB) Load:        0x00000000 0x00000000 0x00000000 0x00001270 0x00001270 0x0  1000
Info (SP_IPB) Load:        0x00001270 0x00001270 0x00001270 0x00000000 0x00000000 0x0  1000
Info (SP_IPB) Target: 'iss/cpu0' has object file read from 'application\test_custom_instrs_11.o'
Info (SP_IPB) Program Header:
Info (SP_IPB) Type:          Offset  VirtAddr  PhysAddr  FileSize  MemSize  Flags Align
Info (SP_IPB) Load:        0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0  1000
Info (SP_IPB) Extension: iss/cpu0/isslib: ISSPEERS_VLM/iss_cpu0peer1d.ora\testhost\iss/cpu0\isslib\1.0\node1
Info (SP_IPB) Extension: iss/cpu0/isslib: instruction.extension.is
ISS + W7C298.

Info
Info 'iss/cpu0' STATISTICS
Info Type:          'iss/cpu0'
Info Actual RPS:    1.10
Info Final program counter: 0x0000
Info Simulated instructions: 877,932,570
Info Simulated RPS:  1.104
Info
Info
Info SIMULATION TIME STATISTICS
Info Simulated time: 6.77 seconds
Info User time:      1.62 seconds
Info System time:    0.02 seconds
Info Elapsed time:   6.83 seconds
Info Real time ratio: 1.125x faster
Info
sdsoch40 finished: Thu Aug 23 11:41:33 2018
    
```

Simulation performance increase from 1.1 to 1.3 billion instructions per second

```

sdsoch40 started: Thu Aug 23 11:52:19 2018


Info (SP_IPB) Target: 'iss/cpu0' has object file read from 'application\test_custom_instrs_13.c'
Info (SP_IPB) Program Header:
Info (SP_IPB) Type:          Offset  VirtAddr  PhysAddr  FileSize  MemSize  Flags Align
Info (SP_IPB) Load:        0x00000000 0x00000000 0x00000000 0x00001270 0x00001270 0x0  1000
Info (SP_IPB) Load:        0x00001270 0x00001270 0x00001270 0x00000000 0x00000000 0x0  1000
Info (SP_IPB) Target: 'iss/cpu0' has object file read from 'application\test_custom_instrs_13.o'
Info (SP_IPB) Program Header:
Info (SP_IPB) Type:          Offset  VirtAddr  PhysAddr  FileSize  MemSize  Flags Align
Info (SP_IPB) Load:        0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0  1000
Info (SP_IPB) Load:        0x00001270 0x00001270 0x00001270 0x00000000 0x00000000 0x0  1000
Info (SP_IPB) Target: 'iss/cpu0' has object file read from 'application\test_custom_instrs_13.o'
Info (SP_IPB) Program Header:
Info (SP_IPB) Type:          Offset  VirtAddr  PhysAddr  FileSize  MemSize  Flags Align
Info (SP_IPB) Load:        0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0  1000
Info (SP_IPB) Extension: iss/cpu0/isslib: ISSPEERS_VLM/iss_cpu0peer1d.ora\testhost\iss/cpu0\isslib\1.0\node1
Info (SP_IPB) Extension: iss/cpu0/isslib: instruction.extension.is
ISS + W7C298.

Info
Info 'iss/cpu0' STATISTICS
Info Type:          'iss/cpu0'
Info Actual RPS:    1.30
Info Final program counter: 0x0000
Info Simulated instructions: 877,932,570
Info Simulated RPS:  1.104
Info
Info
Info SIMULATION TIME STATISTICS
Info Simulated time: 6.77 seconds
Info User time:      1.62 seconds
Info System time:    0.02 seconds
Info Elapsed time:   6.83 seconds
Info Real time ratio: 1.125x faster
Info
sdsoch40 finished: Thu Aug 23 11:52:20 2018
    
```

CHACHA20 instructions in instruction trace

Name (location)	Arcs in	Samples in	Arcs out	From/To this	Percentage (%)
Platform: iss					
Processor: iss/cpu0					
Process: 0_None		921006649			
_fread_r	635365939	633628269	1737670		68.8%
_libc_init_array	0	150138664	770867985		16.3%
_processLine	135494635	135494635	0		14.71%
_srefill_r	1737670	1066083	671587		0.12%
_read_r	340125	340125	0		0.04%
_sread	671429	331304	340125		0.04%
_fseek_r	3849	3269	580		0.0%
_fwrite_r	784	688	96		0.0%
_fflush_r	599	559	40		0.0%
_vfprintf_r	1492	446	1046		0.0%
rewind_r	4153	304	3849		0.0%
_malloc_r	323	297	26		0.0%
_lseek	528	288	240		0.0%
_seek_r	240	240	0		0.0%
_fseeko_r	399	224	175		0.0%
_fclose_r	811	204	607		0.0%
_sinit_part.1	146	146	0		0.0%
_fwalk_reent	790	106	684		0.0%
_sfp	641	96	545		0.0%
_smakebuf_r	316	78	238		0.0%

Key "processLine" function now takes <15% of execution time



CHACHA20 instructions in debugger disassembly view

OVP APIs Enable High Quality RISC-V Models

- Use cases and requirements for RISC-V processor models
- ImperasFPM fast processor model architecture
- OVP APIs
- Case studies
- **Summary**

OVP APIs Enable High Quality RISC-V Processor Models

- RISC-V processor models are at the heart of RISC-V processor development
- An API-based processor model architecture can more easily meet all the use case requirements
- An API-based processor model architecture can provide multiple benefits including quality, flexibility, extensibility, high performance, ease of documentation
- The OVP APIs used in the ImperasFPM RISC-V processor models provide all these benefits, while reducing the resources required for processor development and maintenance
- These benefits have been proven with results from hundreds of projects, including ~30 tape outs enabled by processor verification using ImperasFPM golden reference models

THANK YOU

**Our Technology
Your Innovation™**

Larry Lapides
Larry.Lapides@synopsys.com