

Enhancing convolutional neural network computation with integrated matrix extension

Chun-Nan. Ke, Heng-Kuan Lee, Yi-Xuan Huang Andes Technology



Outline

- Motivation for Integrated-Matrix-Extension
- Matrix Operation Instruction Set Architecture
- Memory Sub-Sys Solution
- Zero Overhead Boundary Handling
- Performance Profiling/Sharing





Motivation for Matrix Extension

- Explosive Computation Demand from AI/ML Has Driven the Innovation for Matrix/Tensor Processing Acceleration Techniques.
- A Novel Matrix Extension Aims for
 - Programmer-Friendly ISA design
 - Seamless data exchange with legacy RISC-V V-ext (RVV)
 - SW scalability with VLEN agnosticism.
 - Enhancing data locality with minimizing memory access power
 - Achieve optimal performance by maximizing MAC utilization-rate
 - Extreme low overhead for Matrix boundary handling





Andes Custom Extension (ACE) on RVV



Proposed Scalable Matrix-Mul-Acc Instruction

- Achieve SW Portability by Incorporating Following Innovations
 - Flexible management for vector registers
 - High Compute Intensity Performance for square outer products
 - Efficient to Corporate with Cache Memory Sub-sys
- amm vd, vb, va
 - vd[0] = vs1.p0 * vs2

						V3	т	
	-0	-1	- 2	- 3	-4	5	→ 6	7
	8	- 9	10	11	12	vs1	0 a. J	15
	16	17	18	19	20	Z1	22	23
	24	25	26	27	28	- 29	- 30	31
	32	- 33	- 34	- 35	- 36	37	- 38	- 39
	40	41	42	43	- 44	45	46	47
	48	49	50	51	52	53	54	55
Taking	56	57	58	- 59	60	61	62	63

v.c. 1

	0	1	2	3	4	5	6	- 7
	8	9	10	11	12	13	14	15
	16	17	18	19	20	21	22	23
	24	25	26	27	28	- 29	- 30	31
	32	33	34	35	- 36	37	- 38	- 39
	40	41	42	43	- 44	45	- 46	47
vs2	* 48	49	50	51	52	53	54	55
	56	57	- 58	- 59	60	61	62	63
vs2	32 40 • 48 56	33 41 49 57	34 42 50 58	35 43 51 59	36 44 52 60	37 45 53 61	38 46 54 62	3 4 5 6





Scalability Cross All VLENs (Widening 1x)

• Considering Floating Point Model as fp32 += fp32*fp32





VLEN512



VLEN1024



6

Scalability Cross All VLENs (Widening 4x)

• Considering Quantized Model as int32 += int8*int8



7

Architecture Gain for Compute-Intensity(1/)



Architecture State Usages , where $h=\sqrt{L_{min}}$ keeping C efficiently utilized

- 3 Near Optimal Compute Rate $:\widetilde{M}\widetilde{N}\left(\frac{L^2}{4*L_{min}}\right)^{\dagger}$
- ④ Near Optimal Compute Intensity: $\frac{\widetilde{M}\widetilde{N}\left(\frac{L}{\sqrt{L_{min}}}\right)^{2}*\sqrt{L_{min}}}{\widetilde{(M}+\widetilde{N})L} = \frac{\widetilde{M}\widetilde{N}L}{\sqrt{L_{min}}(\widetilde{M}+\widetilde{N})}^{\dagger}$

^{†:} where \widetilde{M} , \widetilde{N} are reasonable implementation factor (see Appendix for details)



Taking RISC-V® Mainstream



Architecture Gain for Compute-Intensity(2/)





Efficient Tile-based Matrix Multiplication



Effective (Emul Aware) 2D-load







LMUL/Unroll Support for 2D-LSU

- Elegant and Efficient Utilization of 32 Vector Register Files.
- GeMM/Con2D/PW Conv. Workload Profiling show Satisfactory Performance Numbers.

11 12 13 14

vs1[0]

vs3[0]

14

vs1[1]...

LMUL=4

vs3[1]...

LMUL=4

vs1[3]

vs3[3]





2D-LSU Programming Model for Opt. Cache Sub-sys



Zero-Overhead-Boundary Support(1/)

 Elegant and Easy Config Zero-Overhead-Boundary (ZOB) CSRs Assisted

CSR : residue m

Novel Multi-Dimensional Support

Residue_n

Residue_k

Residue_m





Zero-Overhead-Boundary Support (2/)

•



GeMM/Con2D

• GeMM 128x128x128

Architecture (VLEN/DLEN/AMM 512/512/512)	Speed-up	U-rate(%)
Std. RVV (libvec)	1x	~15%
AMM (w/o unroll)	~1.8x	~39%
AMM (optimal w/ unroll, Imul)	~3.6x [†]	~82%

Con2D

Scenarios	Speed-up [‡]	U-rate(%)
Con2D_0	~3.7x	~77%
Con2D_1	~3.1x	~82%
Con2D_2	~5.2x	~78%

[†]:based on 1-core configuration

[‡]:Std. RVV and AMM both data are shuffled in VDLM (HVM, latency is config as 3T)



Taking RISC-V[®] Mainstream



Convolutional Neural Netwo

- Projected Performance[†] Based on Mobilenetv1 Model
 - https://arxiv.org/pdf/1704.04861
 - MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications
- Matrix + EdgeTrim[‡] Extensions Delivers High Efficient MAC Utilization Rates, especially for
 - **Distinct Pointwise Convolution Layers**

layer 3, in ch=32

Asymmetrical Post-Convolution Quantization Operators

ork		Table 1. MobileNet Body Architecture					
		Type / Stride Filter Shape		Input Size			
		Conv / s2	$3 \times 3 \times 3 \times 32$	$224\times224\times3$			
		Conv dw / s1	$3 \times 3 \times 32$ dw	$112\times112\times32$			
		Conv / s1	$1 \times 1 \times 32 \times 64$	$112\times112\times32$			
		Conv dw / s2	$3 \times 3 \times 64$ dw	$112\times112\times64$			
		Conv / s1	$1 \times 1 \times 64 \times 128$	$56 \times 56 \times 64$			
		Conv dw / s1	$3 \times 3 \times 128$ dw	$56 \times 56 \times 128$			
		Conv / s1	$1\times1\times128\times128$	$56 \times 56 \times 128$			
		Conv dw / s2	$3 \times 3 \times 128$ dw	$56 \times 56 \times 128$			
		Conv / s1	$1\times1\times128\times256$	$28\times 28\times 128$			
		Conv dw / s1	$3 \times 3 \times 256$ dw	$28\times28\times256$			
		Conv / s1	$1\times1\times256\times256$	$28\times28\times256$			
		Conv dw / s2	$3 \times 3 \times 256$ dw	$28\times28\times256$			
		Conv / s1	$1\times1\times256\times512$	$14\times14\times256$			
		5 Conv dw / s1	$3 \times 3 \times 512$ dw	$14 \times 14 \times 512$			
		³ Conv / s1	$1 \times 1 \times 512 \times 512$	$14\times14\times512$			
ource Per Layer Type		Conv dw / s2	3 imes 3 imes 512 dw	$14\times14\times512$			
Mult-Adds	Parameters	Conv / s1	$1 \times 1 \times 512 \times 1024$	$7 \times 7 \times 512$			
04.86%	74.50%	Conv dw / s2	$3 \times 3 \times 1024$ dw	$7 \times 7 \times 1024$			
2.060	14.39%	Conv / s1	$1\times1\times1024\times1024$	$7 \times 7 \times 1024$			
3.00%	1.06%	Avg Pool / s1	Pool 7×7	$7 \times 7 \times 1024$			
1.19%	0.02%	FC / s1	1024×1000	$1\times1\times1024$			
0.18%	24.33%	Softmax / s1	Classifier	$1 \times 1 \times 1000$			

laver 27, in ch=1024 Convd:ReQuant ratio 1:0.33



layer 7, in ch=128

Table 2. Resour Ν

3

Type

Conv 1×1

Conv 3×3 Fully Connected 0.

Conv DW 3×3



[†]:Estimated by Matrix-Multiplication U-rate (whole model on fpga measurement is underworking) [‡]:EdgeTrim: Acceleration Instructions Specifically for ReQuantization Operators

Conclusion

- A Novel Integrated Matrix Extension is proposed, Including:
 - Integrated-Facility for Seamless Data Exchange with RVV
 - SW Scalability with VLEN Agnosticism
 - Enhanced Computation Intensity to Minimize Memory IO Power
 - Achieve Optimal Performance with Maximizing MAC U-rate
 - 2D-Load Store Unit + Cache Sub-sys to Accommodate Data Access Throughput
 - Multi-dimensional Zero-Overhead Boundary Handling
- Profiling/Projected Results Demonstrate Significant Performance Improvement



