

Towards Automated LLVM Support and Autovectorization for RISC-V ISA Extensions

Philipp van Kempen, Mathis Salmen,


Chair of Electronic Design Automation

Daniel Mueller-Gritschneder, Ulf Schlichtmann

Technical University of Munich

TUM School of Computation, Information and Technology

Munich, 26th June 2024










Motivation

ISA DSE

- Iterative approach
- Manual Efforts
 - Propose Instructions
 - Update Tools
 - Integration of Instructions

Here

 Eliminate efforts for SW and Compiler Developers





RISC-V ISA Modeling

Contents

- Encoding
- Assembly Format
- Behavior/Semantics

Examples

- Proprietary
 - [CodAL] (Codasip)
 - [nML] (Synopsys)


- Open
 - [SAIL]: Official golden reference model
 - [CoreDSL]: Developed in Scale4Edge (S4E) project, maintained by MINRES Technologies
 - → Used here



Retargeting SW Compilers

Related work

- Commercial
 - [Codasip] Re-targetable LLVM C/C++ compiler for RISC-V
 - [Synopsys] ASIP Designer: Optimizing C/C++ compiler
- Academic
 - [TUDA] Automatic Compiler Support for Application-Specific Instruction Set Architecture Extensions
 - [DLR] Extensible Compiler (Scale4Edge)
 - [TUNI] OpenASIP 2.0: Co-Design Toolset for RISC-V Application-Specific Instruction-Set Processors
- Other
 - [CGEN] architecture code generation used by binutils





Introducing Seal5

Seal5 - <u>Semi-automated LLVM Support for RISC-V</u> ISA Extensions (Including Autovectorization)


Inputs

- [CoreDSL] code for custom instructions
- Optional: YAML Settings

Outputs

Patched [LLVM] Toolchain

Flow






Retargeting Support Levels (LLVM)

SW Developer:

Tool	Assembler (Encoding, Format, Effects,)	Intrinsics/Builtins (LLVM-IR, C/C++)	CodeGen (ISel Patterns, Legalization)	Auto-Vectorization (SIMD, Heuristics,)
Extensible Compiler [DLR]	(Needs user inputs)	<u>~</u>	×	×
Thesis [TUDA]	✓	✓	×	×
OpenASIP 2.0 [TUNI]		✓	×	×
Seal5 (Ours)	✓	✓	(Semi-automated)	(Narrow 32-bit SIMD only)
Usage by	asm("mac_v3_v4_v5").	huiltin mac(acc v v).	acc += v * v:	or (i = 0; i < n; i++) { acc += arr v[i] * arr v[i].



- During compilation the original program is lowered to intermediate representations (IRs) in a step-by-step fashion
- Optimizations are applied along the way
- During Instruction Selection Generic LLVM instructions are converted to target-specific MachineInstructions
- Instruction Selection depends on <u>manually</u> specified patterns to insert any instructions.






Generating ISel Patterns

Method

- Convert CoreDSL behavior to LLVM-IR functions
- Perform lowering in a similar way to target SW
- Add hook to emit final DAG right before Instruction Selection would take place
- Transform DAG nodes to TableGen code for patterns

Advantages

- Re-use existing code in LLVM
- Same optimizations → increased likeliness that extracted patterns will actually match
- SIMD-instructions are detected automatically





Seal5 Evaluation (Core-V)

Core-V Extension (OpenHW Group)


- 300+ ALU/Mem/SIMD/... instructions
- Implemented in [CV32E40P]


Configurations

- 1. Baseline (RV32IM)
- 2. Core-V Reference
- Seal5 Generated
 - a) Without SIMD
 - b) With SIMD


Benchmarks

100+ embedded programs





- (a) Reference LLVM, Without SIMD
- (b) Seal5 LLVM (Ours), Without SIMD



(c) Seal5 LLVM (Ours), With SIMD




Seal5 Evaluation (SHA256)

Question: How does the Seal5 approach generalize for non Core-V instructions?

- RISC-V Bitmanipulation Extensions [Zbb] include 32-bit Rotations
- RISC-V Scalar Cryptography Extensions [Zk] includes custom SHA256 operations
- → Both can be supported effortlessly with Seal5.
- → Resulting speedup matches previous observations by [TUNI].

```
        \text{rotr} 32^{n}(x) := (x >> n) \mid (x << (32 - n)) \\
        \text{sha} 256 \text{sig}_{0}(in) := \text{rotr}^{7}(in) \oplus \text{rotr}^{18}(in) \oplus (in \gg 3) \\
        \text{sha} 256 \text{sig}_{1}(in) := \text{rotr}^{17}(in) \oplus \text{rotr}^{19}(in) \oplus (in \gg 10) \\
        \text{sha} 256 \text{sum}_{0}(in) := \text{rotr}^{2}(in) \oplus \text{rotr}^{13}(in) \oplus \text{rotl}^{22}(in) \\
        \text{sha} 256 \text{sum}_{1}(in) := \text{rotr}^{6}(in) \oplus \text{rotr}^{11}(in) \oplus \text{rotl}^{25}(in)
```





Seal5 Roadmap

Recent additions

- Migration to GloballSel
- Support for compressed instructions
- 64-bit Targets
- Custom registers

Work in Progress

- Test-case generation
- Register-pairs
 - → Generate LLVM support for RISC-V Packed Extension

Planned features

- Floating point
- Custom bit widths: 2/4/6 bits
- CSR instructions
- Hardware Loops
- uArch-aware Scheduling



Conclusion

Summary

- Exploration of custom ISA extensions is highly complex
- Retargeting is essential to eliminate manual efforts

Seal5 - Retargeting LLVM Compiler for RISC-V

- Novel approach for robust pattern generation and SIMD support
- Compared with reference Core-V vendor toolchain
- Usability demonstrated with SHA256 custom instructions

Seal5 Repository:

https://github.com/tum-ei-eda/seal5



Contributions are welcome!



References

[CodAL] Website: https://codasip.com/2021/02/26/what-is-codal/

[CoreDSL] Repo: https://github.com/Minres/CoreDSL [SAIL] Repo: https://github.com/riscv/sail-riscv

[Codasip] Website: Re-targetable LLVM C/C++ compiler for RISC-V - https://codasip.com/2023/07/25/re-targetable-llvm-c-c-plus-plus-compiler-for-riscv/

[nML,Synopsys] Website: ASIP Designer: Optimizing C/C++ compiler - https://www.synopsys.com/dw/ipdir.php?ds=asip-designer

[TUDA] Thesis: Halkenhäuser, M. Automatic Compiler Support for Application-Specific Instruction Set Architecture Extensions (Master's thesis, Technische Universität).

[DLR] Paper: Schlamelcher, J., & Grüttner, K. (2022). A DSL based approach for supporting custom RISC-V instruction extensions in LLVM.

Repo: https://github.com/DLR-SE/extensible-compiler

[TUNI] Paper: Hepola, K., Multanen, J., & Jääskeläinen, P. (2022, July). OpenASIP 2.0: co-design toolset for RISC-V application-specific instruction-set processors. In 2022

IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP) (pp. 161-165). IEEE.

Repo: https://github.com/cpc/openasip

CGEN] Repo: architecture code generation used by binutils - https://github.com/stffrdhrn/cgen

[CV32E40P] Website: OpenHW Group CV32E40P User Manual - https://cv32e40p.readthedocs.io/en/latest

Repo: https://github.com/tum-ei-eda/etiss

[Zbb] Repo: Working draft of the proposed RISC-V Bitmanipulation extension - https://github.com/riscv/riscv-bitmanip

[Zk] Repo: Scalar Cryptography v1.0.1 - https://github.com/riscv/riscv-crypto



Backup slides



Seal5 First Steps

Installation (inside virtualenv)

pip install seal5

Demos/Example

python3 examples/demo.py

Documentation

seal5.readthedocs.io

Issue Tracker

<u>GitHub</u>



Generated Patterns

Scalar 32-bit MAC:

SIMD 16-bit DOTP:



Seal5 Usage

Python API

Command Line (WIP)

Seal5 Configuration

Based on YAML and Python Dataclasses

```
@dataclass
class Seal5Settings(YAMLSettings):
    directory: Optional[str] = None
    logging: Optional[LoggingSettings] = None
    filter: Optional[FilterSettings] = None
    llvm: Optional[LLVMSettings] = None
    git: Optional[GitSettings] = None
    patches: Optional[List[PatchSettings]] = None
    passes: Optional[PassesSettings] = None
    test: Optional[TestSettings] = None
    extensions: Optional[Dict[str, ExtensionsSettings]] = None
    groups: Optional[GroupsSettings] = None
    inputs: Optional[List[str]] = None
    riscy: Optional[RISCVSettings] = None
    tools: Optional[ToolsSettings] = None
```







Seal5 Metamodel

- Based on [M2-ISA-R]
 - CoreDSL Parser
 - Provides Python-based framework for traversing behavioral descriptions
 - Components:
 - Arch: Sets, Architectural State, Encoding
 - Behav: Semantics of instructions/functions/...
- Extended with LLVM-specific information
 - Intrinsics/Builtins
 - Heuristics/Costs
 - Legalization Rules
- Added CoreDSL2 backend to export annotated and optimized Instructions