




RISC-V@BSC: Fostering RISC-V strategy in Europe through Research, Innovation & Education

PhD. Teresa Cervero


26/06/2024

RISC-V Summit Europe 2024


MareNostrum




*Barcelona
Supercomputing
Center
Centro Nacional de Supercomputación*



RISC-V@BSC: R&i&E



RISC-V@BSC: Research



SUMMIT EU
JUNE 24 - 28 | MUNICH 2024


- Applications
- Libraries/Platforms
- Schedulers
- Compiler/Toolchain
- OS
- HW Systems
- IPs

Software

- GROMACS, NAMD, WRF, VASP, etc.
- OpenMP
- COMPS
- LLVM
- Linux

Hardware

- OCP
- CPU, Acc



RISC-V@BSC: Innovation



Simulation

RTL spec


RTL impl

Verification

SoC integration

Emulation

Physical Design



RISC-V@BSC: Innovation

HPC Requirements



High bandwidth


Low latency

Multiple memory controllers

Larger caches and cache block sizes


System level

Heterogeneous system



Compatible with

- Embedded FPGA Shell (U280, U55C, V80)
- Design partitioning



- FPGA RISC-V Tracer


```

Options
-----
Option | Action
-----
1 | LOADBITSTREAM
    This loads the bitstream
    into the FPGA using the boot dvino.sh script.
    Ensure the bitstream file is in the correct location
-----
2 | RESET CORE
    This option resets the core
    integrated with the fpga shell
  
```

Memory Hierarchy

Memory hierarchy:



- 3-level cache hierarchy



- Multi-memory controllers support (HBM)

ProNoC


- QoS, concentration, multi-hop bypass




U55C FPGA



Lagarto RISC-V SoCs: tapeouts



RISC-V@BSC: Combining top/down & bottom/up approach





Thank you!!

Q&A

teresa.cervero@bsc.es