



26/06/2024




RISC-V@BSC: Fostering RISC-V strategy in Europe through Research, Innovation & Education

PhD. Teresa Cervero

RISC-V Summit Europe 2024



MareNostrum



**Barcelona
Supercomputing
Center**

Centro Nacional de Supercomputación

Computer
Sciences


RISC-V@BSC: R&i&E




European
Commission




EuroHPC
Joint Undertaking





RISC-V@BSC: Research



SUMMIT EU
JUNE 24 - 28 | MUNICH 2024



RISC-V@BSC: Innovation




RISC-V@BSC: Innovation




System level

Heterogeneous system




Compatible with

- Embedded FPGA Shell (U280, U55C, V80)
- Design partitioning




- FPGA RISC-V Tracer



Memory Hierarchy

Memory hierarchy:


- 3-level cache hierarchy



- Multi-memory controllers support (HBM)


ProNoC

- QoS, concentration, multi-hop bypass




LOCA

Lagarto RISC-V SoCs: tapeouts



RISC-V@BSC: Combining top/down & bottom/up approach





Barcelona
Supercomputing
Center
Centro Nacional de Supercomputación



EXCELENCIA
SEVERO
OCHOA



Thank you!!

Q&A

teresa.cervero@bsc.es

 LOCA