Open-Source Development Platform for RISC-V Application-Specific Instruction-Set Processors

Joonas Multanen Pekka Jääskeläinen Kari Hepola

Tampere University, Tampere, Finland

plication-Specific Instruction-Set Processors Ap

Application-specific instruction-set processors (ASIPs) offer a middle ground in terms of performance, energy efficiency and flexibility between fixed-function accelerators and general-purpose processors.

The performance and energy efficiency benefit is acquired by customizing the instruction for a set of target applications, while still maintaining programmability via instruction-set based control. • **OpenASIP** is an ASIP co-design toolset developed at Tampere University since the early 2000s. It has been used in various research and commercial design cases, and has recently been extended to support the RISC-V instruction set architecture.

Operation Descriptions

- Directed acylic graph (DAG) representation makes it possible to describe operations as a chain of already implemented operations.
- Alternatively, the designer can describe operation schemantics directly with HDL-snippets.

Customization Flow in OpenASIP

- The customization flow is built on top of an architecture definition file (ADF) that is used to describe the instruction set of the processor.
- The operation semantics are described separately in operation set databases to adapt a hierarchical description with a high degree of reuse.
- Both retargetable compilation and hardware generation are supported with separate tools for each step of the design space exploration.







Processor Generator

- The hardware description is generated based on the ADF, operation set and hardware databases.
- Generation of components, such as decoder and instruction fetch, are separated from the function unit generation, which varies heavily between architectures.

- that adapts to the architecture definition.
- which are processed in a custom pass in the backend phase of the compilation. The backend pass replaces the custom instruction with an encoding that matches the generated hardware.



• **FUGen** creates register pipelines based on the operation latency and chains basic operations of DAG-based operation-descriptions and connects HDL operation descriptions to the function unit interface.





