

# **uFC – Functional Coverage** on **RISC-V** microcode

Ajeetha Kumari Venkatesan AsFigo Technologies



## Introduction

RISC-V - a name that sparks innovation all across the globe! Recent market survey indicates RISC-V industry to touch \$92B by 2030. We at AsFigo are driven by opensource and help our customer adopt the same in chip design. In this work, we share our experience of building custom flows based on opensource ecosystem to build reliable, RISC-V. using secure systems



Baseline – RISCV-DV

4 Mining microcode for metrics


Use ASM files

as "stimuli'

## 7 Results


We ran this flow at single core level and a subsystem of 8 cores. We generated 412 coverpoints in a single IP setup and with existing regression of 1200+ tests (each running with 10+ random seeds) we achieved 76% functional coverage at first. We then added specific tests to focus on and ended adding 20 focused tests (constrained random) and ran them with 50 seeds each and got 99.2% coverage.

We have also deployed similar uFV flow on non-RSIC-V processors and hence are confident that this flow suits various classes of designs.



### Source: SHD Group

Specifically, we have built flows around uCode to measure quality of designs that save customers weeks in their chip design schedules. It build functional coverage metrics quickly from uCode and aptly named as uFC.




• all opcodes

\$90

- all instruction operands
- positive/negative immediate values
- exception and interrupt handling
- corner cases (overflow, underflow, DIV-by-0)
- aligned/unaligned load/store operations
- forward/backward branches
- branch hit history
- Illegal, hint instructions
- privileged CSRs
- hazard conditions -RD port conflict

### Integrating uFC into simulation Framework 5



Emulation, FPGA, Post-Si etc.

Configuration	Coverpoints	Tests	Seeds per Test	Initial Coverage	Focused Tests	Seeds per Focused Test	Final Coverage
Single Core	412	1200+	50	76%	20	100	99.2%
Subsystem (8 cores)	1800	280+	10+	48%	40	50	72.8%


### <sup>8</sup> Conclusion

In summary, our paper contributes to the growing body of research on RISC-V verification methodologies by introducing a novel approach to address the unique challenges associated with verifying microcode. We believe that our custom flow development for microcode functional coverage will serve as a valuable resource for RISC-V Summit Europe

		Decoue	LYECUIE		
--	--	--------	---------	--	--


### **Trireme RISC-V Design Platform**

Extension	Description Integer			
1				
M	Integer Multiplication and Divisio			
А	Atomics			
F	Single-Precision Floating Point			
D	Double-Precision Floating Point			
G	General Purpose = IMAFD			
С	16-bit Compressed Instructions			
Non-S	Standard User-Level Extensions			
Xext	Non-standard extension "ext"			



#### **RISC-V ISA & code coverage** 3

Code C	overage	uFC – uCode Functional Coverage		
Importance	Necessary but not sufficient	Importance	Necessary but not sufficient	
Ease of use	Fully automated	Ease of use	Semi automated	
Waivers	Manual/semi- automated exclusion flows	Flexible views Data centric	end-to-end Data dependency	
Block-by-block view	An instruction "fetched" may not be "executed"		across stages	
Combinatorial	Lacks temporal coverage	Combinatorial, Sequential	Choose appropriate sampling Python, ISS, SystemVerilog	
Resources	EDA tools, run	Resources		
; pub unsaf 20400094: ; rv321::in 20400096: 20400098: 2040009a: 2040009c: 204000000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 20400000; 2040000; 2040000; 2040000; 2040000; 2040000; 2040000; 2040000; 20	0 0 9 4 reset_h 79 71 add 1 0 ry(); 0 6 d6 sw 2 6 d4 sw 4 a d2 sw 5 2 ce sw 5 6 cc sw 9 7 00 00 00 e 7 80 40 20 5 5 6 cc sw 9 7 00 40 60 3 7 0 5 40 20 6 7 8 0 5 30 1 3 0 5 5 30 4 7 5 5 1 0 5 8 4 c c d sw 2 3 2 5 c 5 3 d 5 7 5 5 1 0 5 9 3 8 5 e 5 1 5 9 4 5 e 5 1 5 9 5 e 5 1 5 9 5 e 5 1 5 9 6 0 5 e 5 1 5 0 5 1 5 9 6 0 5 e 5 1 5 0 5 1 5 0 5 1 5 0 5 0 5 1 5 0 5 0	<pre>indler() {     sp, sp,     ra, 44(sp)     s1, 40(sp)     s2, 36(sp)     s3, 32(sp)     s4, 28(sp)     s5, 24(sp)     autpc     jalr     lui a0, 3     addi     csrw     lui a0, 3     lui a1, 3     addi     a1, 28(a0)     sw zero     a1, 28(a0)     lui a1, 3 </pre>	-48 -48 -48 -48 -48 -48 -48 -48	



• Pick intelligent tests Optimize regression suites

• Machine Learning to improve test quality • Floating Point support

**uFC-** Branch instructions

### Execute Cycle for Branch

If (condition) then PC = ALUOut

6

clear:

next:

Branch condition is checked by ALU and controller (Zero output from ALU)

#### References 9

[1] RISC-V, The RISC-V Instruction Set Manual Volume I: User-Level ISA. [2] IEEE, Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language (IEEE Std 1800<sup>™</sup>-2023) [3] IEEE UVM 1800.2 [4] <u>https://pypi.org/project/riscv-</u>


assembler


**Applications** 

Roadmap

### Acknowledgements

Would like acknowledge the to contributions by my colleagues





- Deepa Palaniappan
- Hemamalini Sundaram  $\bullet$

### **Contact Information**

Ajeetha Kumari Venkatesan Director of Verification AsFigo Technologies +44 7308 024 192 ajeethak@asfigo.com www.asfigo.com