

Gert Goossens


Dominik Auras

Werner Geurts

```

start trv32p5x;
opn trv32p5x(bit32_ifmt | bit16_ifmt);
opn bit32_ifmt(majOP | majOP_IMM | majLOAD | ... | majCUSTOM3);
opn majOP(alu_rr_ar_instr | mpy_rrr_instr | div_instr);
opn alu_rrr_ar_instr(op: majOP_fn10, rd: ex, rsl: ex, rs2: ex) {
    action
    stage ID:
        pidX1 = r1 = X[rs1];
        pidX2 = r2 = X[rs2];
    stage EX:
        aluh = pidX1;
        aluh = pidX2;
        switch(op) {
            case add: aluR = add (aluA,aluB) @alu;
            case sub: aluR = sub (aluA,aluB) @alu;
            case slt: aluR = sit (aluA,aluB) @alu;
            case sltu: aluR = situ(aluA,aluB) @alu;
            case xor: aluR = bxor(aluA,aluB) @alu;
            ...
            case sra: aluR = sra (aluA,aluB) @alu;
        }
    stage EX:
        pexX1 = texX1 = aluR;
    stage ME:
        pmeX1 = tmeX1 = pexX1;
    stage WB:
        if (rd: x0) w1_dead = wl = pmeX1;
        else X[rd] = wl = pmeX1;
    }
syntax : "neg " rd "," rs2 op<<sub>x</sub>> rs1<<x0>>
| "snez " rd "," rs2 op<<sub>x</sub>> rs1<<x0>>
| "sllz " rd "," rs1 op<<sub>x</sub>> rs2<<x0>>
| "sgtz " rd "," rs2 op<<sub>x</sub>> rs1<<x0>>
| op " rd "," rs1 "," PADOP2 rs2;
image : op[9..3]:rs2:rs1:op[2..0]:rd, class(alu_rrr);
}
...

```




ASIP Designer™

- Industry-leading tool to design your own processor
- Language-based description of ISA and microarchitecture: nML
- Single processor model ensures that SDK and RTL are in sync
- Architectural exploration with Compiler-in-the-Loop™ & Synthesis-in-the-Loop™
- Licensed as a tool (not IP): product differentiation, no royalties
- Full interoperability with other Synopsys EDA tools

RISC-V Extensibility

- ISA customization & extensibility drive RISC-V adoption
 - Extension instructions can be encoded in RISC-V's reserved opcode space or in parallel issue-slots (VLIW)
- Result: RISC-V compatible Application-Specific Processor (ASIP)
 - Reuse SW code & interfaces designed for general-purpose RISC-V
- ASIP Designer supports the entire design process
 - nML models of Trv family are included with ASIP Designer tools
 - Designers extend these nML models as desired
 - Explore, leveraging Compiler-in-the-Loop, Synthesis-in-the-Loop
- Custom RISC-V cores complement ARC-V IP ►



Trv (RISC-V) Models Shipped with ASIP Designer

Integer models: Trv<mm>p<n>

| | 32-bit datapath | 64-bit datapath |
|--------------|---------------------|---------------------|
| 3-stage pipe | Trv32p3 Trv32p3x | Trv64p3 Trv64p3x |
| 5-stage pipe | Trv32p5 Trv32p5x | Trv64p5 Trv64p5x |

- ISA: RV64IM, RV32IM
 - Integer & multiply
- Micro architecture
 - Protected pipeline, 3 or 5 stages
 - Hardware multiplier
 - Iterative divider
- Optional extensions: Trv<mm>p<n>x
 - Two-way static ILP
 - Zero overhead hardware loops
 - Load/store with post-modify addressing


Floating-point models: Trv32p<n>fx

| | 32-bit datapath |
|--------------|-----------------------|
| 3-stage pipe | Trv32p3f Trv32p3fx |
| 5-stage pipe | Trv32p5f Trv32p5fx |

- ISA: RV32IMZfinx
 - Integer & multiply, single-prec. float
- Micro architecture
 - Protected pipeline, 3 or 5 stages
 - FPU based on HardFloat [Hauser]
 - Iterative divider & square-root
- Optional extensions: Trv32p<n>fx
 - Two-way static ILP
 - Zero overhead hardware loops
 - Load/store with post-modify addressing

Case study: Post-Quantum Crypto


- Acceleration of Kyber key encapsulation algorithm




- "Montgomery Reduction": modulo arithmetic (multiplications)
- "Barrett Reduction": modulo arithmetic (additions, subtractions)
- "Keccak State Permutation": SH3 secure hashing

- 14 design iterations starting from Trv32p5x, executed in a CI/CD flow



- Montgomery and Barret Reduction:
 - Instruction fusion
 - Packed SIMD: 2x 13-bit → 32-bit registers



- Keccak State Permutation:
 - Instruction fusion
 - Custom multi-port register-file: parallel access to hashing state



- Instruction-level parallelism: e.g. [packed vector operation] || [load-store]



Take-Aways

- Designing custom RISC-V architectures with application-specific extensions yields product differentiation and superior PPA, while maintaining flexibility and eco-system compatibility
- ASIP Designer is the industry-leading processor design tool, taking the risk out of your RISC-V design optimization

More info

- www.synopsys.com/asip
- asip_info@synopsys.com
- Authors: <first_name.last_name>@synopsys.com

