



Sonata

Evaluating memory safety for embedded systems

The Sonata evaluation platform allows you to make your legacy embedded software memory safe in RISC-V by replacing pointers with hardwareenforced capabilities. The platform's PCB, RTL and software designs are all




open source.



Tag architecture

TileLink memory bus extended to support capability and revocation tags.



CHERIoT capabilities


Developed by Microsoft for:

- Spatial memory safety
- Temporal memory safety
- Compartmentalization
- Specialized for embedded systems

perms'6		oť3	bounds'22
address'32			

Capability format:

- Validity tag bit (out of band)
- Compressed permissions
- Object type for compartments
- Bounds: base and top
- Memory address







Revocation:

- 1. Set revocation tags for revoked memory
- 2. Sweep memory for revoked capabilities
- While sweeping invalidate revoked capabilities that are loaded from memory
- After sweeping clear revocation tags 4.

Software development








lowrisc.org/sonata-system

- Drag and drop programming
- Board emulates a USB mass storage device
- Bootloader populates SRAM from flash
- Upstream CHERIoT RTOS support
- Compartmentalization examples and exercises



Sonata, part of Sunburst, is funded by UKRI in support of the DSbD ecosystem (grant number 107540).