



## RISC-V Verification Challenges

- Ultrahigh quality expectation
  - ARM: 10<sup>15</sup> verify cycles per core
- RISC-V special requirements
  - Custom instructions, ISA compliance, architecture range
- Different cores, different needs
  - Embedded vs App vs clusters, etc.



## Synthesized vs Template RISC-V SystemVIP



AI planning algorithms, Compounded cross tests, Concurrent test scheduling  
Synthesis amplifies coverage and bug hunting


## RISC-V Core Assurance Verification

Core Test Content	Core Test Content
<b>Random Instructions</b>	Do instructions yield correct results
<b>Register/Register Hazards</b>	Pipeline perturbations dues to register conflicts
<b>Load/Store Integrity</b>	Memory conflict patterns
<b>Conditionals and Branches</b>	Pipeline perturbations from synchronous PC change
<b>Exceptions</b>	Jumping to and returning from ISR
<b>Asynchronous Interrupts</b>	Pipeline perturbations from asynchronous PC change
<b>Privilege Level Switching</b>	Context switching
<b>Core Security</b>	Register and Memory protection by privilege level
<b>Core Paging/MMU</b>	Memory virtualization and TLB operation
<b>Sleep/Wakeup</b>	State retention across WFI
<b>Voltage/Freq Scaling</b>	Operation at different clock ratios
<b>Core Coherency</b>	Caches, evictions and snoops


## RISC-V SoC Ready Verification

SoC Test Content	SoC Test Content
<b>Random Memory Tests</b>	Test Cores/Fabrics/Memory controllers across DDR, OGRAM, FLASH etc
<b>Random Register Tests</b>	Read/write test to all uncore registers
<b>System Interrupts</b>	Randomized interrupts through CLINT
<b>Multi-core execution</b>	Concurrent operations on fabric and memory
<b>Memory ordering</b>	For weakly order memory protocols
<b>Atomic operation</b>	Across all memory types
<b>System Coherency</b>	Cover all cache transitions, evictions, snoops
<b>System Paging/IOMMU</b>	System memory virtualization
<b>System Security</b>	Register and Memory protection across system
<b>Power Management</b>	System wide sleep/wakeup and voltage/freq scaling


### Random Instruction Test and Coverage




### SoC Cross Test Compounding Multiplication



### Test Examples That Reveal Hard-to-Predict Bugs



### Advanced Core Level Testing Examples: Coverage Multiplication



## Bugs and Coverage

### Examples of Recent Bug Discoveries

- Page fault mis-match in RISC-V SoC
- RISC-V fence instruction specification misunderstanding
- Coherent Mesh Network (CMN) programming issues
- Misconfigured ARM CMN pin to enable coherent traffic
- DDR model unable to handle AXI "wrap" transactions
- Common cache line access reveals deadlock
- Custom instruction bugs discovered by stress tests
- Results mismatch with ultrawide address strides
- Incorrect exception for guest virtual address[63:38] = 0x1ffffff
- Bad mcause value for guest physical address[63:31] != 0x0

