


# The CHERI-RISC-V open-source ecosystem

Peter Rugg, Jonathan Woodruff, Alexandre Joannou, Franz A. Fuchs, and Simon W. Moore  
 Department of Computer Science and Technology, University of Cambridge  
 peter.rugg@cl.cam.ac.uk  
 Project URL: cheri-cpu.org



UNIVERSITY OF CAMBRIDGE  
 Computer Science & Technology

## CHERI-RISC-V Current Supported Stack

### Operating System: CheriBSD

Orchestrating memory safety

CheriBSD is a port of FreeBSD that supports 128-bit CHERI pointers.

CheriBSD fully supports CHERI-RISC-V (version 9).

CheriBSD supports purecap user processes, providing capabilities for pointers in all kernel APIs.

CheriBSD: either **hybrid** or **purecap**.

- **Hybrid** CheriBSD uses 64-bit pointers for kernel objects; pointers from purecap userspace processes are handled as capabilities in the kernel.
- **Purecap** CheriBSD uses capabilities for all pointers in both the kernel and purecap processes.

Shared code base with Arm's CHERI Morello

### Compiler: CHERI Clang/LLVM

Preserving intent in the executable

CHERI Clang/LLVM support compilation of C and C++ to both **hybrid** and **purecap** CHERI-RISC-V.

CHERI Clang can compile **thousands of user-space applications** and the **CheriBSD kernel**.



CHERI Clang/LLVM supports code generation for both CHERI-RISC-V with 64-bit and 128-bit pointers (rv32xcheri, and rv64xcheri).

CHERI compressed instruction support is included.


Shared code base with Arm's CHERI Morello

## Implementations

CHERI-RISC-Vs for every occasion



- Others...**
- Piccolo 3-stage, 32-bit
  - Ibox microcontroller
  - SIMTight GPGPU
  - Spike ISA simulator
  - Proteus 5-stage SpinalHDL



VCU118 and DE10 FPGA support

## Ratification CHERI SIG and TG



Google LowRISC  
 University of Cambridge  
 RISC-V International  
 Cudasip +more!  
<https://github.com/riscv/riscv-cheri>

Participants in CHERI Special Interest Group represent many organisations.


### Progress

Herding caps


An AsciiDoc spec...

RISC-V Specification for CHERI Extensions

... with a capability format...




... and instruction definitions!




## Prominent Issues


Active community input




Minimisation



Extensibility



Corner cases



## Architecture

Specification for clarity & verification



Capability Hardware  
 Enhanced RISC Instructions:  
 CHERI Instruction-Set Architecture  
 (Version 9)

- Architecture-neutral CHERI specification, with application to CHERI-RISC-V
- Justification of design decisions
- Paths not taken
- Experimental/hypothetical extensions

### Sail CHERI-RISC-V

- Formal executable model
- Excerpts used in ISA version 9
- Used in tandem verification with hardware and simulators via TestRIG
- Supports rv32/rv64

## CHERIoT

Collaborating and converging

Microsoft Research's instantiation of CHERI for embedded microcontrollers.

Bespoke software stack allows use of more experimental features.

Custom "CHERIoT RTOS"

Emphasis on compartmentalisation and minimising trust.

Standardisation goals:

- Lift limitations (small address size)
- Integrate with specification for rv64
- Generalise to further use-cases
- Support all the features (as another extension)?