

RISC-V Autonomous Driving LEvel fouR hardware/software co-design

Leonidas Kosmidis^{1,2}, Eric Rufart^{1,2}, Marc Sole^{1,2}, Jannis Wolf¹, Matina Maria Trompouki¹, JinYong Jeon³ ¹Barcelona Supercomputing Center (BSC), ²Universitat Politècnica de Catalunya (UPC), ³Samsung Advanced Institute of Technology (SAIT) <u>leonidas.kosmidis@bsc.es</u>

RADLER is focused on the development of an open source, RISC-V based autonomous driving platform for L4 autonomous vehicles, with a permissive license.

Goals and Objectives

A functional prototype of the high performance RISC-V based platform on an FPGA. The platform will contain:

- a multicore high performance general purpose application core enhanced with real-time and AI acceleration capabilities
- a multithreaded, dual-lockstep safety core enhanced with real-time and AI acceleration capabilities
- a configurable RISC-V based general purpose GPU

A virtual platform of the designed architecture will be developed, to facilitate software development and design space exploration before the RTL (register transfer level) hardware design is ready.



A certifiable software stack according to ISO 26262. This includes the use of the GPU from a bare-metal and a qualifiable real-time operating system and a qualifiable GPU compiler and software stack.





Hardware/software co-designed platform

EMU

Functional Safety processors

High performance dual thread VeeR EH2 core

- both scratchpads and caches
- ECC protection
- dual-lockstep functionality
- Modifications to support probabilistic measurement-based timing analysis (MBPTA) for worst case execution time estimation (pWCET)
- Time-predictable branch prediction
- integration with the SPARROW AI accelerator



A virtual simulation platform based on QEMU will be developed, which will enable software development before the FPGA prototype is ready.

Virtual platform

FPGA prototype

Xilinx Virtex UltraScale+ VCU 128 to be used.



Application Processors

Multicore using BSC's Sargantana RISC-V Application Core

- MBPTA support
- integration with the BSC
 SPARROW AI accelerator

Integration of the Application and Functional Processors with the RISC-V Vortex GPU

Support for safety critical APIs



Qualifiable software stack

To support RTEMS operating system and other qualifiable real-time operating systems like the AUTOSAR-compliant Trampoline OS.





