


# RISC-V Hypervisor extension formalization in Sail

Lowie Deferme<sup>1</sup>, Dominique Devriese<sup>1</sup>

KU LEUVEN

<sup>1</sup>DistriNet, KU Leuven, 3001 Leuven, Belgium


## Introduction



Apart from the prose specification, RISC-V semantics are defined in a domain specific language called Sail. This Sail model is unambiguous and allows to extract functionally correct reference emulators and definitions for theorem provers. Unfortunately, not all ratified extensions are implemented in this model.


One such missing extension is the Hypervisor extension. This extension provides hardware support for virtualization.

## Hypervisor Extension



## Unit tests


- 1) Bundled unit tests
  - *Limitation*: Only check for regressions
- 2) Self-written unit tests
  - *Risk*: same misinterpretation in test and model
  - *Mitigation*: unit tests are validated against other models (Spike)
- 3) Third-party test suites
  - *Risk*: dependent on other aspects of the ISA that might not be implemented.
  - *Mitigation*: manual inspection of traces of failing tests



Used 3<sup>rd</sup> party test suites

## Real-world hypervisor

- 1) Emulator
  - Extracted from Sail model
- 2) OpenSBI
  - "Supervisor Binary Interface"
- 3) Xvisor
  - Type I hypervisor
  - Makes use of H-extension
- 4) Linux
  - Guest operating system
- 5) BusyBox
  - User-space application
  - Common UNIX utilities



```
root@1a3a7c7bc7ce:/hypr# echo "autoexec" | ./sail/sail/c_emulator/riscv_sim_RV64 -vmem -vplatform -vreg -vinst \
--enable-dirty-update --enable-mpm --metal-has-illegal-inst-bits --xinst-has-transformed-inst --ram-size 1024 \
--device-tree-blob rv64ghc_xvisor.dtb opensbi_xvisor_payload.elf
enabling dirty update:
enabling PMP support:
enabling storing illegal instruction bits in mtval:
enabling storing transformed instruction bits in mtinst and htinst.
...
Trying: cpio
Mounted initrd using cpio at /
[INFO] bootcmd: vfs run /boot: ascipt
00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
8888 db 888 8' 888 d8p' 'y8 d8p' 'y88 888 'y88'
888 .sp 888 .s' 888 y88b0. 888 888 888 .d88'
8888 888 888 8' 888 'y88880. 888 888 88800088p'
d8p'888 888 8' 888 'y888 888 888 888 888
d8' 8888 888 888 888 888 888 888 888 888
08880 0888080 8' 08880 8'8888p' 'y8800d8p' 08880 08880
Created default shared memory
quest0: Created
quest0: Parsing /images/riscv/virt64/nor_flash.list
quest0: Loading 0x8000000000000000 with file ./firmware.bin
...
quest0: Kicked
[quest0/uart0] RISC-V SBI specification v2.0 detected
[quest0/uart0] RISC-V SBI implementation ID=0x2 Version=0x3002
[quest0/uart0]
[quest0/uart0] RISC-V Virt64 Basic Firmware
...
[quest0/uart0] [test] Busybox help
[quest0/uart0] Busybox v1.32.1 (2024-02-28 17:04:07 UTC) multi-call binary.
[quest0/uart0] Busybox is copyrighted by many authors between 1988-2015.
[quest0/uart0] Licensed under GPLv2. See source distribution for detailed
[quest0/uart0] copyright notices.
```

Pre-built, containerized stack

## Results

- ### Unit tests
- 1) Bundled tests
    - All succeed
  - 2) Self written unit tests
    - 81/81 succeed
  - 3) Third-party tests
    - 133/136 succeed
    - 2 non-hypervisor related
    - 1 suspected error in suite
- Real-world hypervisor boots guest OS
- Reasonable confidence in correctness of Sail model

No significant inconsistencies between:

- 1) Natural language specification of H-extension
- 2) Its use by Xvisor
- 3) Its implementation in Spike

► *Minor issue was found, reported and fixed*