# **RISC-V Hypervisor extension formalization in Sail** Lowie Deferme<sup>1</sup>, Dominique Devriese<sup>1</sup>

<sup>1</sup>DistriNet, KU Leuven, 3001 Leuven, Belgium



**KU LEUVEN** 

# Introduction

Apart from the prose specification, RISC-V semantics are defined in a domain specific language called Sail. This Sail model is unambiguous and allows to extract functionally correct reference emulators and definitions for theorem provers. Unfortunately, not all ratified extensions are implemented in this model.



One such missing extension is the Hypervisor extension. This extension provides hardware support for virtualization.

Hypervisor Extension V = 1 V = 0Guest user space Host user space VU-mode U-mode VS-mode Guest OS Host OS/Hypervisor HS-mode HS-mode Firmware M-mode M-mode 1) Virtualized privilege modes Guest Virtual Address (GVA) VS-stage

Virtual Supervisor CSR



Unit tests

- Bundled unit tests
  - Limitation: Only check for regressions
- 2) Self-written unit tests
  - Risk: same misinterpretation in test and model
  - Mitigation: unit tests are validated against other models (Spike)
- 3) Third-party test suites
  - Risk: dependent on other aspects of the ISA that might not be implemented.
  - Mitigation: manual inspection of traces of failing



## Guest operating system

5) BusyBox

User-space application

Common UNIX utilities

Pre-built, containerized stack

root@1a3a7c7bc7ce:/hyp# echo "autoexec" | ./sim/sail/c\_emulator/riscv\_sim\_RV64 -Vmem -Vplatform -Vreg -Vinstr --enable-dirty-update --enable-pmp --mtval-has-illegal-inst-bits --xtinst-has-transformed-inst --ram-size 1024 🔪 --device-tree-blob rv64gch\_xvisor.dtb opensbi\_xvisor\_payload.elf

enabling dirty update enabling PMP support enabling storing illegal instruction bits in mtval enabling storing transformed instruction bits in mtinst and htinst

Mounted initrd using cpio at / INIT: bootcmd: vfs run /boot.xscrip 08880 8' Created default shared memor quest0: Created guest0: Parsing /images/riscv/virt64/nor\_flash.list guest0: Loading 0x000000000000000 with file ./firmware.bin

quest0: Kicked guest0/uart0] RISC-V SBI specification v2.0 detected guest0/uart0] RISC-V SBI implementation ID=0x2 Version=0x3002 quest0/uart0 guest0/uart0] RISC-V Virt64 Basic Firmware

[guest0/uart0] [test] Busybox help guest0/uart0] BusyBox v1.32.1 (2024-02-28 17:04:07 UTC) multi-call binary uest0/uart0] BusyBox is copyrighted by many authors between 1998-2015. [quest0/uart0] Licensed under GPLv2. See source distribution for detailed guest0/uart0] copyright notices.

### 1 suspected error in suite

model

#### No significant inconsistencies between:

- 1) Natural language specification of H-extension
- 2) Its use by Xvisor
- 3) Its implementation in Spike
  - Minor issue was found, reported and fixed







Funded by the European Union

European Research Council Established by the European Commissio