

Automated Synthesis of a Multicore RISC-V SoC with Interconnect Customized for Dataflow Requirements Based on LiteX

Naouel HAGGUI^{1,*}, Joseph W.FAYE¹, Maxime PELCAT¹, Jean-François NEZAN¹ ¹IETR - UMR CNRS 6164, INSA Rennes, France *Corresponding author: naouel.haggui@insa-rennes.fr

INTRODUCTION & OBJECTIVES

Methodology

- Dataflow modeling: Facilitates software-to-hardware translations, exploiting architecture resources for application requirements [3].
- Design Space Exploration (DSE): Automates system design decisions and remaps applications to fixed resources.
- LiteX Framework: LiteX [2] offers customized SoC generation, supporting peripherals and CPU cores like RISC-V for rapid prototyping

The objectives are:

- Automate SoC Design: Use LiteX for creating custom SoCs tailored to dataflow applications
- Bridge Simulation and Execution: Reduce mismatches between simulation and real system execution

SCRATCHY STRUCTURE





- Environment setup: install LiteX, drivers, Vivado, ...
- Core selection and configuration: selection of the RISC-V cores and configure the size of ROM, SRAM, ...

Figure 1. A LiteX scratchpad-based dual-core architecture.

- Scratchy aims at tailoring computing resources of a multiprocessor to the needs of a Synchronous Dataflow (SDF) modeled application.
- 2. Scartchy is lightweight, with little overhead for interprocessors communication.
- 3. A 2-core scratchy fits a DE10-lite MAX10 Intel FPGA, consuming less than 30% of logical elements.

Results



Figure 2. LiteX SoC creation Steps

CHALLENGES

- Expand the number of cores.
- Integrate external memory and enable near-memory computing for stream applications.
- Extend the architecture creation process in PREESM to utilize LiteX for automatically generating SoCs optimized for dataflow applications.

References

- [1] Joseph W Faye, Naouel Haggui, Florent Kermarrec, Kevin JM Martin, Shuvra Bhattacharyya, Jean-François Nezan, and Maxime Pelcat. Scratchy: A class of adaptable architectures with software-managed communication for edge streaming applications. In *DASIP 2024: Workshop on Design and Architectures for Signal and Image Processing*, 2024.
- Efficient SoC Creation: The dual-core architecture is functional on DE10-LITE Intel FPGA [1], and Xilinx ZCU102 platforms.
- Customizable Resources: The SoC supports dataflow applications by providing customizable resources to match data streams.
- Impact of LiteX: Demonstrated potential for automating and optimizing SoC design for dataflow applications.
- [2] Florent Kermarrec, Sébastien Bourdeauducq, Jean-Christophe Le Lann, and Hannah Badier. Litex: an open-source soc builder and library based on migen python dsl. *arXiv preprint arXiv:2005.02506*, 2020.
- [3] Maxime Pelcat, Karol Desnos, Julien Heulot, Clément Guy, Jean-François Nezan, and Slaheddine Aridhi. Preesm: A dataflow-based rapid prototyping framework for simplifying multicore dsp programming. In *2014 6th european embedded design in education and research conference (EDERC)*, pages 36–40. IEEE, 2014.