



Enhanced LPDDR4X PHY in 12nm FinFET

RISC-V managed LPDDR4X PHY


Johannes Feldmann, Jan Lappas, Mohammadreza Esmaeilpour, Hussien Abdo, Christian Weis, and Norbert Wehn


University of Kaiserslautern-Landau

Abstract - The demand for memory technologies with high bandwidth, low power consumption, and enhanced reliability has led to the emergence of LPDDR4X DRAM memory. However, power efficiency and reliability depend not only on the memory device but also on its interfacing. To enable advanced monitoring of LPDDR4X DRAM devices and interface tuning, we propose a LPDDR4X PHY implemented in 12nm FinFET technology. A RISC-V subsystem offers software-controlled DRAM interface access as well as external interfaces to connect additional sensors for monitoring temperature and current consumption of LPDDR4X DRAM devices.


We enhance the state-of-the-art PHY architecture with software-controlled low-level DRAM access using a DDR PHY Interface (DFI) Bridge and interfaces for off-chip sensors that are controlled by a RISC-V Subsystem.

In future publications, we will show the impact of this PHY on the overall system power consumption and reliability using the physical chip expected to be delivered in June 2024.





RISC-V Subsystem Architecture RISC-V Core DFI Bridge RV32IMC Direct access to DRAM devices Calibration / Tuning In Order, 3 Stage Pipeline JTAG TAP (IEEE 1149.1-2013) Peripherals Memory Direct Memory Access (DMA) Controller • 64 kB SRAM UART 4 AXI4-Lite Ports SPI Configuration / Status Registers **AXI4-Lite** Slave Port RISC-V JTAG DMA Memory Interconnect Bus Bridge Memory DFI Bridge Peripheral Interconnect Cfg/Status UART SPI DFI Register Frequency: 1066 MHz (1:2 clock ratio)



Power of RISC-V Subsystem 12.6 mW @ 533 MHz


- 24 mW @ 1066 MHz
- → 15% of overall power consumption


Hierarchical Area

- Total PHY Area: 2.89 mm²
- Total area dominated by 150 μm bump pitch

	Cell [µm²]	SRAM [µm²]
RISC-V Subsystem	24468	106641
⊢ RISC-V	4518	-
∟ DFI Bridge	4147	48701







- 12 nm FinFET (GF12LP+)





