

RISC-V has no built-in support for Secure World transition



 Memory separation between Normal and Secure World needs custom solution

RISC-V architecture favors full virtualization



ŚAMSUNG



- Type-2 hypervisor
- Poorly suited for small embedded systems
- Requires one additional kernel to operate



iso

pervisor

• Type-1 hypervisor

1st attempt - VTNet and ethernet stack between OSes
 significant overhead(copy of the data for operation)



- 2nd attempt RPMSG and shared memory , mailboxes between OSes
 shared memory space exposed and vulnerable
- Potential solution
 - create shared memory space per application basis
 - Semi-hypervisor with cpu and memory isolation
 - Memory isolation using PMP reconfigured during switch

ECALL extension as a replacement for arm's SMC

Cooperative model for switching worlds

Shared memory created per application basis

Authors: Piotr Lipiak (p.lipiak@partner.samsung.com) Paweł Kulig (p.kulig@partner.samsung.com)

