Optimizing Hardware for Neural Network Inference using Virtual Prototypes

Jan Zielasko^{1,2}, Rolf Drechsler^{1,2}

¹ Institute of Computer Science, University of Bremen, Germany ² Cyber-Physical Systems, DFKI GmbH, Germany

Jan.Zielasko@DFKI.de


Overview

- Tailoring hardware to applications significantly increases their performance.
- Virtual Prototypes (VPs) enable early software development and design space exploration
- RISC-V Opt-VP is a Virtual Prototype driven binary analysis platform
- By analyzing the execution, it identifies **instruction sequences** that are promising

1. Application

- Running MLPerf Inference:
 Tiny Deep Learning Benchmarks for
 Embedded Devices
- E.g., a ResNet8 image classification model trained on the CIFAR10 dataset
- Using TensorFlow Lite for Microcontrollers


2b. Execution Trees




candidates for hardware optimization

2a. Virtual Prototype Driven Tracing

- Extend RISC-V Virtual Prototype
- Tracing module interfacing ISS core
- Construct **bounded execution trees**
- Lossless compression of trace information
- Taint tracking at instruction level



4. VP Evaluation



Compress trace data into execution trees




Figure 1: Excerpt of bounded execution tree for the ADD instruction
□ Discovered Sequence | ■ Variant | ■ Considered for extension

3. Analysis


- Analyze trees using **scoring function**
- Choose a set of metrics that match the target hardware optimization
- E.g., for coverage:


 $Score(Seq) = weight_{Seq} \cdot |Instructions|$

• Evaluate all discovered instruction sequences to identify best suited sequence

5. Work in Progress

- Implement behavior on VP/TLM level
- Estimate performance impact
- Generate RTL design using SpinalHDL
- Use Co-Simulation to compare results and improve VP estimation





Selected Publications

- [1] J. Zielasko and R. Drechsler, "Virtual Prototype Driven Application Specific Hardware Optimization," 2023 Forum on Specification & Design Languages (FDL), Turin, Italy, 2023, pp. 1-8
- [2] J. Zielasko, R. Krauss, M. Merten and R. Drechsler, "Improving Virtual Prototype Driven Hardware Optimization by Merging Instruction Sequences," 2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS), Kielce, Poland, 2024, pp. 73-78
- [3] J. Zielasko, R. Krauss and R. Drechsler, "RISC-V Opt-VP: An Application Analysis Platform Using Bounded Execution Trees,", RISC-V Summit Europe, Munich, 24-28th June 2024

Available on GitHub:

https://github.com/agra-uni-bremen/opt-vp

Funded by:






More info on GitHub


















Grant number 01IW22002 and 01IS23074



Score 1 Score 2 Score 3 Score 4