



# RISC-V Real-Time Interrupt Architecture

RISC-V Summit Europe 2025

Alexey Khomich, Evgenii Paltsev and Paul Stravers  
12-15 May 2025



# RISC-V Real-Time Interrupt Architecture

- Motivation
- Trap Stack Pointer Management
- Nested Vectored Interrupts
- Real-Time Interrupt Delivery
- Bus-less Single Core Configuration
- Latency and Area Impact
- RTIA Development Status

# RISC-V Real-Time Interrupt Architecture

## Motivation


Requirement	RISC-V AIA
Real-Time (deterministic low latency) interrupts	<input type="checkbox"/> No
Multi-core configurations support	✓ Yes
Virtualization support	✓ Yes
Inter-processor interrupts	✓ Yes
RISC-V ISA compliance, incl. H-extension	✓ Yes
Unified programming model	✓ Yes
Flexible interrupt routing	✓ Yes
Bus-less single core	<input type="checkbox"/> No

Most features are covered by RISC-V Advanced Interrupt Architecture (AIA) which can be extended with:

- Nested vectored interrupts
- Low latency interrupt delivery
- Light weight real-time interrupt architecture

# RISC-V Real-Time Interrupt Architecture


## Trap Stack Pointer Management



- Avoid stack-less execution in trap handler
- Reduce context store/restore overhead
- Allow hardware to automate trap frame
- Run-time configurable for each privilege mode
- Compatible with all interrupt handling modes (Direct, Vectored)


# RISC-V Real-Time Interrupt Architecture

## Nested Vectored Interrupts



- New *Nested Vectored* interrupt handling mode
- Major interrupt reporting via IMSIC file (use *iprio* as EIID)
- External interrupt vectors table:
  - Shared exception trap vector
  - Up to 255 high priority nested interrupts
  - Lower priority chained interrupt (share single vector)
- Automatic external interrupt claim and jump by vector
- Interrupt complete triggered from software
- Interrupt threshold update at interrupt claim/complete


## Real-Time Interrupt Delivery



- New *Direct Message Signaling Interrupt* (DMSI) delivery mode (optional)
- Configurable for each interrupt source at APLIC side
- Wide bandwidth, deterministic low latency DMSI bus
- Delivery prioritization by domain/target/priority
- DMSI cannot be initiated in software, regular MSI can be used for IPI

# RISC-V Real-Time Interrupt Architecture

## Single-core Configuration




- Core major interrupts routed via M-mode IMSIC
- Fixed or configurable major interrupt priorities (*iprio array*) are used as IMSIC EIIDs
- Optional interrupt threshold and *Nested Vectored* interrupt handling mode with up to 63 priority levels
- Backward compatibility with RISC-V Privileged ISA and AIA (incl. *Direct* and *Vectored* interrupt handling mode)

# RISC-V Real-Time Interrupt Architecture

## Latency and Area Impact

High Priority Interrupt  
**Delivery**




RTIA IMSIC arbitration

RTIA DMSI Delivery

RTIA APLIC arbitration

High Priority Interrupt  
**Prologue**




RISC-V Direct mode

RTIA NVI Low Priority Chained

RTIA NVI High Priority Nested

RTIA **Area** Impact



RISC-V AIA IMSIC

RTIA DMSI Delivery

RTIA NVI Mode

- Deterministic low latency interrupt delivery
- Low software overhead for interrupt prologue/epilogue
- Low/moderate hardware overhead to support nested vectored interrupts



# RISC-V Real-Time Interrupt Architecture

## RTIA Extensions Development Status

- Completed
  - Synopsys RTIA Specification
  - Functional simulator
  - Instruction and cycle accurate simulator
  - Functional tests
  - Compiler support
  - Synopsys ARC-V RMX core IP (M/S/U-mode, no virtualization) RTL
- In progress
  - Synopsys ARC-V RHX core IP (incl. H-extension) RTL
  - Virtualization SW prototype (Type-1 hypervisor)
  - RTIA support in Linux kernel
  - OSS SW porting
- Plans
  - RISC-V RTIA Specification Proposal

**SYNOPSYS®**

Thank you