# Getting towards first-time RISC-V silicon with automated end-to-end formal

Dr. Ashish Darbari, Axiomise

axiomise®
predictable formal verification

# formalISA®

*Making formal normal for RISC-V*


Accelerating debug and sign-off for custom designs using exhaustive formal

axiomise®
*predictable formal verification*

# Footprint®

*Area analyser for silicon*


axiomise®
predictable formal verification

PUSH BUTTON

PROOFS, BUGS, COVERAGE

RESULTS

Footprint®
Area analyser for silicon

formalISA®
Making formal normal for RISC-V

axiomise®
predictable formal verification