

Getting towards first-time RISC-V silicon with automated end-to-end formal

Dr. Ashish Darbari, Axiomise





Accelerating debug and sign-off for custom designs using exhaustive formal






Design in

Area Analyser



Redundancy report



Area saved



PUSH BUTTON

PROOFS, BUGS,
COVERAGE

RESULTS

