# **Customized RISC-V in a** simple game console

Zdenek Prikryl and Pavel Snobl

## $\rightarrow$ Use case for customization: NES

#### Nintendo Entertainment System

- Introduced in 1983 in Japan, later in other regions
- 8-bit video game console
- Built around the Ricoh 2A03/7 CPU, a variant of the MOS Technology 6502



6502AD

## $\rightarrow$ Finding places that deserved optimizations

- We used Codasip Studio to profile the overall performance of the NES emulator (InfoNES) and find hot spots
- We measured data for the homegrown game Nova the Squirrel\*
- Three functions take most of the execution time per frame:
- InfoNES\_LoadFrame takes 27% of the execution time

#### MOS Technology 6502

- 8-bit microprocessor with 16-bit address width
- 6 registers (A, X, Y, SP, PC, Flags)
- 56 instructions
- 13 addressing modes

ADC	AND	ASL	BCC	BCS	BEQ	BIT
BMI	BNE	BPL	BRK	BVC	BVS	CLC
CLD	CLI	CLV	CMP	CPX	CPY	DEC
DEX	DEY	EOR	INC	INX	INY	JMP
JSR	LDA	LDX	LDY	LSR	NOP	ORA
PHA	PHP	PLA	PLP	ROL	ROR	RTI
RTS	SBC	SEC	SED	SEI	STA	STX
STY	TAX	TAY	TSX	TXA	TXS	TYA

## $\rightarrow$ NES emulator: InfoNES\*

- Emulates MOS Technology 6502, PPU, APU, etc.
- Written in C++
- Bare metal application: no operating system is needed
- Portable to many platforms including x86 and Arm
- We ported it to RISC-V

\*https://github.com/jay-kumogata/InfoNES

→ Codasip Studio



- K6502\_Step takes 52% of the execution time and is the best candidate for optimization!



\*https://github.com/NovaSquirrel/NovaTheSquirreltools

### $\rightarrow$ Example of added instruction

#### NES emulator

case 0x20: // JSR Abs // read immediate from memory wA0 = (K6502 Read(PC++))(WORD)K6502\_Read(PC) << 8);

#### **CodAL** instruction

**module** m\_6502\_t { // resources of M6502 register uint16 <mark>pc</mark>; register uint8 <mark>sp</mark>; register uint32 clk;

Codasip Studio is a unique collection of tools for fast and easy designing or modification of processors. The design language is used to describe both the ISA and the microarchitecture. Key capabilities include:

- Rapid architecture exploration and prototyping
- Automated generation of a custom compiler that understands your custom hardware
- Automated generation of power and area-optimized synthesizable, human-readable RTL

## → Codasip L110 processor

Pipeline	In-Order, 3-stage, single-issue pipeline(*)
Memory Interface	Harvard Architecture – 2 Separate AHB Interfaces (Data and Instruction)
Memory Protection	Physical Memory Attributes
/lultiplication & Division	Individually Supported
/lultiplication	Parallel and Sequential Mode

CLIC Fast Vectored Interrupt – RISC V standard

// store PC to stack K6502\_Write(BASE\_STACK + SP--, PC >> 8) K6502\_Write(BASE\_STACK + SP--, PC & 0xff) // jump to the new address PC = wA0;// progress internal time g\_wPassedClocks += 6; break;

// module that implements M6502 \$\$(user\_cbi\_modules += [[0, "m6502", "SINGLE", ["jsr"]]) // instruction mnemonic and encoding \$\$(user\_cbi\_encodings += [["jsr", "CBI\_0DR\_1SR"]])



Codasip

 $\rightarrow$  Results

#### • Performance gain per frame is 28%

- Most of the area increase is in the register files used for Stack and Zero Page data storage
- No impact on the frequency, L110 and L110X runs on 50MHz

The energy consumption per frame dropped by 13% even though the design is 18% bigger. Why? Less cycles needed to do the computation and clock gating that Codasip Studio inserts.

1.3

\*Optional/configurable

#### $\rightarrow$ Bounded Customization





www.codasip.com