




# FPHUB-RISCV: HUB Floating-Point Unit in RISC-V Platform -- Format definition

## Previous Research

### Rounding errors



**ROBUST TESTING**

### HUB-FP FORMAT DEFINITION

- Mantissa has the form  $1.M_x1$ , where  $M_x$  is the fractional part and the only explicit.
- The bias of the exponent is set to  $2^{n-1}$  instead of  $2^{n-1} - 1$  (IEEE)
- Rounding is always Round-to-nearest, implemented by truncation
- No use of NaN or subnormals (flushed to zero)
- Special cases: zero, one, and infinity; all with sign.

**SOFTWARE SIMULATION LIBRARY**


**COMPREHENSIVE DOCUMENTATION**

### RIGOROUS TESTING

- Extensive HDL simulation
- Software simulation of typical applications
- Hardware emulation in FPGA
- Performance evaluation

### SEEKING COLABORATION

- Adaptation to specific RISC-V implementation
- Use in real applications
- Physical implementation



RISC-V

Zfinx extension  
FPU  
Low power  
Low area

**Low-Power and Low-Area Full Floating-Point Unit:**

- IP-cores defined in HDL (SystemVerilog)
- Adapted to several RISC-V implementations
- Public repository (Open source)



**Public Repository:** <https://github.com/HUBformat>

**Contact:** [fjormigo@uma.es](mailto:fjormigo@uma.es)

### TEAM:

Javier Hormigo, Julio Villalba, Gerardo Bandera, Sonia González-Navarro, Alfonso Martínez-Conejo, Alejandro Fuster, Jesús Lastre, Óscar Plata, Emilio L. Zapata  
Computer Architecture Dept. IMECH-UMA  
Universidad de Málaga

Grant RPDC2023-145800-I/00 funded by: