RISC-V Heterogeneous Programming Paradigm

Atomic IO Enqueue (AIOE) Extension & AIOE with Virtualization

Author: Guo Ren, Alibaba Damo Academy Fmail: quoren gr@alibaba-inc.com

Abstract

In the era of artificial intelligence, a single CPL architecture can no longer meet the demands of diverse intelligent computing workloads. Consequently betergoreneous computing has emerged as the mainstream approach. Integrating different Domain-Specific Accelerators (DSAs) into computing systems could enhance overall computational efficiency. For instance, high-dimensional tensor computing tasks can be offloaded to TPUs/NPUs/GPGPUs, while data stream processing tasks are

delegated to DPUs. The challenge of efficiently managing DSAs in heterogeneous systems has become a prominent industry focus, driving several technological advancements: * PCI -e 5.0 and CXL 2.0 have introduced Deferrable Memory Write (DWMr) TLPs

 Army8.7/9.2 has incorporated ST648V0 instructions for 64-byte atomic I/O enqueue ope * The xII6 architecture has implemented ENOCMD instructions with comparable functionality

To help RISC-V adopt to this frend, the presentation introduces the Atomic ID Encueue Extension (AIGE) and its usage with virtualization. The AIGE extension is designed for RISE ISA, which includes one PMA definition, two U-mode instructions, two 5-mode instructions, as already S-mode CSR, and two envelopment bits. The presentation also introduces how to use AICE under the wirtualization scenario, which involves the new proposal for RISC-VIOMMU: G-stage table in Process Context (GIPC). With the help of AIDE and GIPC, RISC-V could expione a new heterogeneous programming paradigm from HPC to embedded scenarios.





1 Atomic IO Enqueue (AIOE) Extension

"Atomic IO Engueue" (AIDE) extension is designed for the RV64 ISA, which contains one PMA definition, two user instructions, two supervisor instructions, one single S-mode CSR, and two

CSR_HENVCFG.SUENQ	Control bit for SENQ & CSR_SUENQ in VS-mode
CSR_MENVCFG.SUENQ	Control bit for SENQ & CSR_SUENQ in S/HS/V5-mode
5ENQ.328	Supervisor Enqueue Instruction for 32-byte (Optional
SENQ,648	Supervisor Enqueue Instruction for 64-byte
UENQ.328	User Enqueue Instruction for 32-byte (Optional)
UENQ 648	User Enqueue Instruction for 64-byte
CSR_SUENQ	Supervisor Read Write CSR for UENQ instructions
A/OE PMA	Atomic IO Enqueue Physical Memory Attribute

UENQ.64B (64-byte Atomic IO Store) Unprivileged Enqueue (UENQ) instruction of the

atomic IO single-write 64-Byte with/without the status result. The 64-Byte store data is formed as data [511/256:32] < CSR_SUENQ»[31:0] from 8 consecutive registers.

CSR SUENO (for Process ID) Privileged CSR register that replaces the lowest bits of the store data of UENQ 648 as Process_ID.

O AIOE PMA (for Security) Atomic IO (Inqueue (AIOI) Physical Memory Attributes (PMA) defines SENQ and UENQ target address attribute



distinguishes VIII domains to Device ID.

G-stage table In Process Context (GIPC) Extension

