



INDRAPRASTHA INSTITUTE of INFORMATION TECHNOLOGY DELHI

RIVeT-Co: Time-Predictable RISC-V based Vector Co-processor for High-Performance Computing

Sonam and Sujay Deb

Indraprastha Institute of Information Technology Delhi, India

Motivation

- Modern vector processors deliver impressive performance but are often plagued by timing unpredictability due to dynamic behaviors like speculative execution, caching, and variable memory latency.
- This unpredictability hinders their deployment in real-time and safety-critical systems, where Worst-Case Execution Time (WCET) bounds must be known to guarantee correct system behavior.

Introduction

- RIVeT-Co, a 32-bit RISC-V-based in-order vector coprocessor architecture which is time-predictable integrated with the main scalar processor cv32e40x using cv-x-if interface protocol.
- RIVeT-Co consists of a number of specialized functional units (VALU, VLSU, VMUL, VSLD, VIXU with dual configuration, each of which is incharge of carrying out a subset of the RISC-V vector instructions.
- Time-Predictable RISC-V-based vector coprocessor that delivers consistent, repeatable timing behavior suitable for static WCET analysis—bridging the divide between high-performance computing and real-time systems.
- All functional units are pipelined with fixed latencies, and instruction execution is governed by a centralized controller that dispatches operations deterministically based on the instruction type and vector length.



Results

Experimented results of standard Benchmarks of high performance computing applications from **RiVEC Benchmark Suite.**

These are the following applications:

1. **axpy:** y[i] = a * x[i] + y[i]2. **spmv:** $y[i] = \sum A[i][j] \cdot x[j]$, for all $j \in nonzeros$ of A[i,:]3. **matmul:** $C[i][j] = \sum_{i=0}^{n-1} A[i][k] \cdot B[k][j]$

S.No.	Applications	Time Predictability (Expected No. of cycle)
1.	ахру	2,148



- We proposed time-predictable RIVeT-Co, a 32-bit RISC-V-based vector co-processor designed to deliver both high computational throughput and timing predictability, addressing a critical need in real-time high-performance systems.
- By leveraging a scalable and parallel vector architecture tightly integrated with the cv32e40x core, RIVeT-Co eliminates common sources of timing anomalies—such as speculative execution, dynamic caching, and variable-latency pipelines.

Future Work

- Future work will focus on enhancing both the architectural and software aspects of RIVeT-Co to broaden its applicability and efficiency.
- On the software side, efforts will be directed toward developing compiler-level optimizations that can fully exploit RIVeT-Co's predictable parallelism.

2.	spmv	9,000
3.	matmul	50,000

Acknowledgement

The authors would like to thank Thales R&T, Bangalore, India for their collaboration during the development of this work. In particular, we appreciate the contributions of Seetharaman Raja and Dr. Subhra kanti Das, whose insights into validation of architecture were invaluable.

References

- 1. Federico Reghenzani, Giuseppe Massari, and William Fornaciari. "Timing predictability in high-performance computing with probabilistic real-time". In: IEEE Access 8 (2020), pp. 208566–208582.
- 2. Michael Platzer and Peter Puschner. "Vicuna: A timing-predictable RISC-V vector coprocessor for scalable parallel computation". In: 33rd euromicro conference on real-time systems (ECRTS 2021). Schloss Dagstuhl-Leibniz-Zentrum für Informatik. 2021.
- 3. riscv-vectorized-benchmark-suite.https://github.com/RALC88/riscv-vectorized-benchmarksuite.git.