



Faculty of Electrical and Computer Engineering, Deutsche Telekom Chair of Communication Networks

## Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication.

MSc Javier Acevedo

## Overview

- Implementation of LOW Physical layer on vector DSP.
- Main kernels:
- Channel estimation  $H = YX^{-1}$
- 1. Channel estimation LSE  $H = Y x^H (x x^H)^{-1}$
- 2. Channel estimation MMSE  $H = x^H T^H (xTRx^H + \sigma^2 I)^{-1}Y$
- 3. Massive MIMO
- 4. Beamforming  $W = H^H (HH^{A}H)^{A} 1$
- Integration of those kernels onto a single chip to meet throughput and latency requirements.
- Leveraging the vectorization capabilities of the RISC-V vector DSP to execute matrix multiplication and inversion concurrently across parallel lanes.

## Future research directions

- Implementation of each wireless communication kernel in SystemVerilog
- Design and integration of tailored instructions to integrate custom hardware into the RISC-V Ara core
- Implementation of deep learning-based channel estimation.





FAKULTÄT ELEKTROTECHNIK UND INFORMATIONSTECHNIK





Deutsche Telekom Chair of Communication Networks http://cn.ifn.et.tu-dresden.de 01187 Dresden, Germany