



MSc Javier Acevedo
javier.acevedo@tu-dresden.de


Towards a Base-Station-on-Chip: RISC-V Hardware Acceleration for wireless communication.




Overview

- Implementation of LOW Physical layer on vector DSP.
- Main kernels:
 1. Channel estimation LSE $H = Yx^H(x x^H)^{-1}$
 2. Channel estimation MMSE $H = x^H T^H (x T R x^H + \sigma^2 I)^{-1} Y$
 3. Massive MIMO
 4. Beamforming $W = H^H (H H^H)^{-1} x$
- Integration of those kernels onto a single chip to meet throughput and latency requirements.
- Leveraging the vectorization capabilities of the RISC-V vector DSP to execute matrix multiplication and inversion concurrently across parallel lanes.

Base station on Chip



LOW Physical Layer



Future research directions

- Implementation of each wireless communication kernel in SystemVerilog
- Design and integration of tailored instructions to integrate custom hardware into the RISC-V Ara core
- Implementation of deep learning-based channel estimation.

Results

