

Integration of a CGRA Accelerator with a CVA6 RISC-V Core for the Cloud-edge

Juan Granja, Daniel Vázquez, Alfonso Rodríguez, Andrés Otero

RISC-V Summit Europe 2025

juan.granja@upm.es


In the context of the development of adaptable nodes for the cloud-edge continuum, this work integrates a Coarse-Grain Reconfigurable Array (CGRA) accelerator with an application-class RISC-V processor on a System on Chip. The resulting platform is deployed on an FPGA, and its performance is evaluated when accelerating a set of relevant tasks, both in a bare-metal environment and under a Linux operating system.

CGRA Operation

- STRELA CGRA: 4x4 grid of processing elements capable of integer arithmetic, logical & comparison operations on 32-bit words.
- A code fragment is mapped to the CGRA, either by hand or with a compiler.
- Configuration and input data are placed in memory, after processing, output data is written back to memory.
- Usable under Linux with a custom kernel module.

Physical Address Space (a) Bare-metal OxFFFFFFF **CGRA Accelerator** program RAM Buffer Config (b) Input **User Process** Output System Calls **CSRs** Linux Kernel Kernel Module MMU 0x0000000

CGRA Integration in the CVA6 SoC



- CGRA module as a wrapper with an AXI-4 interface, includes hardware for data provisioning and memory-mapped registers for configuration and control.
- Single-beat DMA interface with multiple outstanding transactions allows non-contiguous accesses to high-latency DRAM.
- Deployed in FPGA emulation of OpenHW Group's CVA6 Development Platform on the KC705 board.

Results

- Evaluated speedup with respect to software solution with two benchmarks: ReLU (32 KiB of 32-bit words) and 2D Convolution (64x64 images, 3x3 kernel).
- Single master port for DMA results in less speedup than in previous CGRA integration in the X-HEEP microcontroller platform, with 8 way interleaved on-chip memory and multiple master ports.
- Significant overhead under Linux: 5x slower in software, CGRA execution dominated by data copy to shared memory region.

Future Work

- CGRA configuration with custom RISC-V instructions.
- Interleaved accelerator cache to speed up memory access.

GitHub Repository



CPU vs CGRA CPU CGRA O 1 2 3 4 5 6 7 Execution Time (Clock Cycles) 1e5 CGRA time distribution CGRA CGRA CPU vs CGRA CPU vs CGRA Execute Load Config. Setup Mem. copy

1.5

2.0

Execution Time (Clock Cycles)

CGRA Speedup

Execution time of the ReLU task under Linux

Bare-metal

8.7x

1.1x

Linux

2.2x

4.3x

X-HEEP

15.4x

18.6x



1e5

3.0

2.5

Task

ReLU

2D Convolution

0.5

1.0

0.0