



Advancing Confidential Computing on RISC-V with the Memory Protection Table


Stefano Mercoglliano, Valerio Di Domenico, Alessandro Cilardo

Dipartimento di Ingegneria Elettrica e delle Tecnologie dell'Informazione

Confidential Computing

Confidential Computing is a (hardware) security paradigm that guarantees **Confidentiality, Integrity** and **Authenticity** to


- Data at Rest
- Data in Transit
- Data in Use



A Look on Confidential Computing Technologies

Confidential **V**irtual **M**achines (CVMs) technologies


- **ARM** Realm Management Extension (RME)
- **Intel** Trusted Domain Extension (TDX)
- **AMD** Secure Encrypted Virtualization (SEV)



What About





RISC-V Confidential Virtualization Extension (CoVE)




- Assumes multiple **Deployment Models**
 - Ranging from Embedded to Cloud
- Supports multiple **distrustful software stacks**
- Standardizes secure boot procedures and "secure calls"
- Physical resources are now selectively assigned to **Supervisor Domains**
- Access Permissions must be defined at a Page Level Granularity

PMP mechanism is not enough

The Fundation of Supervisor Domains: The Memory Protection Table (MPT)



The TSM-Driver: Shadowfax



Hardware

- Implements latest *Smmpt specification*
- Integrated and Tested in the Open-Source *CVA6 CPU*
- Available SystemVerilog source code
 - <https://github.com/Granp4sso/RISC-V-Memory-Protection-Table>

Software

- Patched *OpenSBI* to support MPT-Drivers
- Tested on our Open-Source rust-based *TSM-Driver (Shadowfax)*
 - <https://github.com/Granp4sso/shadowfax>