







## Agile Formal Verification with Symbolic Quick Error Detection by Semantically

## **Equivalent Program Execution**

<sup>1</sup>Yufeng Li, <sup>2</sup>Qiusong Yang, <sup>2</sup>Yiwei Ci, <sup>2,3</sup>Enyuan Tian, <sup>1</sup>Yungang Bao, <sup>1</sup>Kan Shi crazybinary494@gmail.com, {qiusong, yiwei}@iscas.ac.cn, tianenyuan@nfs.iscas.ac.cn, {baoyg, shikan}@ict.ac.cn <sup>1</sup>Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China; <sup>2</sup>Institute of Software, Chinese Academy of Sciences, Beijing, China; <sup>3</sup>University of Chinese Academy of Sciences, Beijing, China

### 1. Introduction

Processor verification is hard

- Highly complex microarchitectural optimizations
- Simulation inadequate
- Formal verification
- Requires manual specify all desired properties
- Requires in-depth microarchitectural knowledge

Superior:

Automatic

- Only a universal property to check self-consistency
- Independent of microarchitectural details
- Requires low manual effort and low formal expertise

Robust

- Symbolically enumerates all programs up to n instructions
- Quick
- Finds the shortest possible bug trace from an initial state

// Initialize: regs[1] == regs[17],	// Initialize: regs[1] == regs[17],
regs[2] == regs[18],	regs[2] == regs[18],
regs[3] == regs[19],	regs[3] == regs[19],
regs[1] $\neq 0x0$ ,	regs[1] == $0x0$ ,
regs[2] $\neq 0x0$	regs[2] == $0x0$
// Original instruction	// Original instruction
ADD regs[3], regs[1], regs[2] // regs[3] = regs[1] + regs[2]	ADD regs[3], regs[1], regs[2] // regs[3] = regs[1] + regs[2]
<pre>// Semantically equivalent sequence</pre>	// Semantically equivalent sequence
SUB regs[20], regs[17], regs[17] // regs[20] = 0	SUB regs[20], regs[17], regs[17] // regs[20] = 0
SUB regs[21], regs[20], regs[18] // regs[21] = -regs[18]	SUB regs[21], regs[20], regs[18] // regs[21] = -regs[18]
SUB regs[19], regs[17], regs[21] // regs[19] = regs[17] + regs[18]	SUB regs[19], regs[17], regs[21] // regs[19] = regs[17] + regs[18]
Check regs[3] == regs[19]	Check regs[3] ( $0xffff$ ) $\neq$ regs[19] ( $0x0$ )

#### Figure 6: Insight

- Correct processor execution of both original and semantically equivalent instruction sequences should result in consistent ar-

- Requires high verification expertise
- Time-consuming and error-prone
- Consumes  $\geq 50\%$  of design effort, yet only 24% of projects were able to achieve first silicon success
- Modern processor designs have become substantially more complex, while supply chain challenges, including global competition and geopolitical risks, have shortened development timelines, thereby creating an urgent demand for innovative verification methodologies



Figure 1: Wilson Research Group Study Results

## 2. Formal Verification Transformation: Symbolic Quick Error Detection (SQED)

### • Agile

- 60X productivity
- Effective (vs. Traditional methods)
- -100X reduction in time
- $-10^{6}$ X reduction in bug trace length

# 3. Limitations of Current Re-

search

Logic bugs in a processor can be categorized as:

- Single-instruction bugs
- It depends on the specific opcode and operands, independent of program context
- Activating the bug and propagating it to program-visible states occur within a single instruction
- Multiple-instruction bugs
- Program context is relevant
- A sequence activates the bug, and then an instruction propagates it to program-visible states

#### chitectural states



#### Figure 7: SEPE-SQED

- Counterexample-Guided Inductive Synthesis based on the Highest Priority First (HPF-CEGIS)
- Using heuristic synthesis to find instruction sequences semantically equivalent to the original instructions
- \* Prioritize selecting instructions that are semantically close to the original instruction as synthesis elements
- \* Dynamically adjust priorities based on feedback mechanisms

Begin		
Initialize the priority weights for each component		
Construct sub-libraries from the component library		

QED (Quick Error Detection) + BMC (Bounded Model Checking):

• QED is a technique that converts original tests into QED family tests:



#### Figure 2: QED

- Partition processors' "locations" (memory, registers) into original and duplicate spaces, with a one-to-one correspondence between them
- Each original instruction is paired with a duplicate, operating on separate halves of the space
- During testing, a functionally correct processor transitions between QED-consistent states, where values in the original and

Single-instruction bug: ADD opcode operands	e and zero	Multiple-instruction bug: two con	secutive multiplication instructions
ADDI regs[1], regs[0], 0x4 ADDI regs[2], regs[0], 0x2 ADDI regs[3], regs[0], 0x0 ADDI regs[4], regs[0], 0x0 ADD regs[5], regs[1], regs[2] ADD regs[6], regs[3], regs[4]	<pre>// regs[1]=0x4 // regs[2]=0x2 // regs[3]=0x0 // regs[4]=0x0 // regs[5]=0x6 // regs[6]=0xffff</pre>	MULH regs[3], regs[1], regs[2] NOP MULH regs[19], regs[17], regs[18] NOP MULH regs[3], regs[1], regs[2] MULH regs[19], regs[17], regs[18]	<pre>// MULH executed correctly // Bug is not activated // MULH executed correctly // Bug is not activated // Bug is activated // Bug occurs: the source operand is corrupt</pre>

#### Figure 4: Logic bug type

#### SQED cannot detect single-instruction bugs!!!

- Single-instruction bugs affect original and duplicate instructions in a QED test in the same way
- Original and duplicate registers always hold the same value, thus maintaining self-consistency

Original mode			
ADDI regs[1], regs[0], 0x4	// regs[1] = 0x4		
ADDI regs[2], regs[0], 0x2	// regs[2] = 0x2		
ADDI regs[3], regs[0], 0x0	// regs[3] = 0x0		
ADDI regs[4], regs[0], 0x0	// regs[4] = 0x0		Check regs[1] == regs[17]
ADD regs[5], regs[1], regs[2]	// regs[5] = 0x6		Check regs[2] == regs[18]
ADD regs[6], regs[3], regs[4]	// regs[6] = 0xffff		Check regs[3] == regs[19]
			Check regs[4] == regs[20]
Duplicate me	ode	,	Check regs[5] == regs[21]
ADDI regs[17], regs[16], 0x4	// regs[17] = 0x4		Check (655[5] 1655[21]
ADDI regs[18], regs[16], 0x2	// regs[18] = 0x2		Check regs[6] == $regs[22]$
ADDI regs[19], regs[16], 0x0	// regs[19] = 0x0		
ADDI regs[20], regs[16], 0x0	// regs[20] = 0x0		
ADD regs[21], regs[17], regs[18]	// regs[21] = 0x6		
ADD regs[22], regs[19], regs[20]	// regs[22] = 0 xffff		

**Figure 5:** False positive of self-consistency verification



Figure 8: HPF-CEGIS

## 5. Evaluation

• SEPE-SQED detected all injected logic bugs

• Exhibiting shorter bug detection time and bug trace length for some bugs

Type	Function	SEPE-SQED	SQED	◆ SQED / SEPE-SQED (Counterexample length) → SQED / SEPE-SQED (Runtime)
ADD	Addition of two register types	3410.93s	-	2000
SUB	Subtraction of two register types	1436.46s	-	
XOR	Exclusive-OR	430.47s	-	
OR	Bitwise OR of two register types	1765.66s	-	
AND	Bitwise AND of two register types	777.79s	-	
SLT	Set if Less Than	3306.27s	-	-1.5
SLTU	Set if Less Than, Unsigned	2437.10s	-	
SRA	Shift Right Arithmetic	76.50s	-	
MULH	Multiply High	2837.13s	-	
XORI	Exclusive-OR Immediate	627.45s	-	
SLLI	Shift Left Logical Immediate	1837.11s	-	-0.5
SRAI	Shift Right Arithmetic Immediate	85.44s	-	
SW	Store Word	288.62s	-	
				0 5 10 15 20 0.0
	Single-instruction bugs d	etection		No. Multiple-instruction bugs detection

Figure 9: Experimental results on the RISC-V out-of-order superscalar processor RIDECORE

#### duplicate spaces are identical

- BMC tool automatically explores all valid symbolic original instructions
- The QED module in the pipeline's fetch stage transforms the original instruction into a duplicate and dispatches them into the pipeline

• self-consistency universal property: QED- $ready \Rightarrow QED$ -consistent

BMC Tool fetch\_next original next\_instr enable QED instr\_out Decode Execute Writeback

Figure 3: SQED-based formal verification

- Insufficient detection of all types of logic bug
- Broad operand range impairs simulation
- \* Non-universal formal properties are dependent on microarchitectural details

Contribution

4.

Generalized self-consistency universal property

 Single-instruction bugs unevenly impact original and semantically equivalent instructions

### 6. Conclusion

• The first proposition of a universal property to cover all types of logic bug in a processor

 Eliminating the need for manually writing complex properties speeds up the verification process

Greatly reducing the barrier to formal verification