

ECARX | ASIL D Automotive-Certified RISC-V Processor

High Safety | Automotive-Grade Certification | Secure Cryptographic Solutions

> Interleaved Two-thread Design

- Dual-core Lockstep (ASIL-D Compliant)
- · 1.3x Higher Performance Efficiency
- · 27% Silicon Area Reduction
- Optimized I-cache & D-cache to Avoid Thrashing


Instruction 1 (0)	IA	IF	ID	EX	WB					
Instruction 1 (1)		IA	IF	ID	EX	WB				
R5=R6*R7 (0)			IA	IF	ID	EX	WB			
JAL JALR (1)				IA	IF	ID	EX	WB		
R4=R4+R5 (0)					IA	IF	ID	EX	WB	
Instruction 3 (1)						IA	IF	ID	EX	WB

Thread (0) Thread (1)

> Automotive SoC Product Tape-out




Thread 1 Core 0 Thread 2 **Lock Step Lock Step** Thread 3 Core 1 **Thread 4**



> Presented at RISC-V Summit CHINA 2024

RISC-V Based Crypto – HSM:

- RISC-V (eCore)
- Vector Crypto Extension
- Custom Instruction



	SHA2-256	ECDSA-256	AES128	
Our Results	239 MB/s	143 times/s	247 MB/s	
Available Main-Stream	98 MB/s	100 times/s	14 MB/s	
Solution Solution	Vendor A	Vendor B	Vendor C	

> ECARX RISC-V IP Cores



RISC-V 32IMC

Embedded

Shadow RegFile



RISC-V 32x

Computing-Core

High Performance





RISC-V 32IMFCA

Application Processor

Supervisor/User Mode with Memory Protection



RISC-V 32EMC

Area Reduction for MACE



RISC-V 64 Linux, Hypervisor All copyright shall belong to ECARX. www.ecarxgroup.com For any inquiries regarding the poster content, please contact: lei6.shi@ecarxgroup.com; mei2.wang@ecarxgroup.com

