


ECARX | ASIL D Automotive-Certified RISC-V Processor

High Safety | Automotive-Grade Certification | Secure Cryptographic Solutions

> Interleaved Two-thread Design

- Dual-core Lockstep (ASIL-D Compliant)
- 1.3x Higher Performance Efficiency
- 27% Silicon Area Reduction
- Optimized I-cache & D-cache to Avoid Thrashing



Instruction 1 (0)	IA	IF	ID	EX	WB					
Instruction 1 (1)		IA	IF	ID	EX	WB				
R5=R6*R7 (0)			IA	IF	ID	EX	WB			
JAL JALR (1)				IA	IF	ID	EX	WB		
R4=R4+R5 (0)					IA	IF	ID	EX	WB	
Instruction 3 (1)						IA	IF	ID	EX	WB

■ Thread (0) ■ Thread (1)


> Automotive SoC Product Tape-out

<div>Application Sub-System</div> <div><div>2 x 32-bit DCLS RISC-V CPU @600MHz</div><div><div>I-Cache 16KB</div><div>D-Cache 16KB</div></div><div><div>PMP</div><div>CLIC</div><div>CRC</div></div><div><div>PMA</div><div>FPU</div></div></div>	<div>Crypto Sub-System</div> <div><div>32-bit RISC-V CPU @600MHz</div><div><div>DRAM 128KB</div><div>I-Cache 16KB</div></div><div><div>CLIC</div><div>Crypto-V</div><div>PMA</div></div><div>DMAC 32 Channels</div></div>	<div>eDMA Sub-System</div> <div><div>32-bit RISC-V CPU @600MHz</div><div><div>DRAM 128KB, ECC</div><div>CLIC</div></div><div><div>I-Cache 16KB</div><div>PMA</div></div><div>DMAC 32 Channels</div></div>	<div>System Monitor</div> <div><div>Clock & Reset Generator (CRG)</div><div>Low Power Controller</div><div>GPT, TPTM, GTM</div><div>MTimer, RTC, WDTB</div><div>PLIC</div></div>
<div>Memory</div> <div><div>8 MB SRAM with ECC</div><div>Coherent SRAM for SMP</div><div>2 KB Retention RAM</div></div>	<div>Interfaces</div> <div><div>10 CAN-FD Channels</div><div>100 Mbps RMII Ethernet</div><div>10 LIN Master /Slave Mode</div><div>8 QSPI/OSPI *4 Channels</div><div>6 * I2C Channels</div><div>6 * UART Channels</div></div>	<div>Safety Subsystem</div> <div><div>Clock Monitor</div><div>Voltage Sensor</div><div>Temperature Sensor</div><div>ECM</div><div><div>EDB-Mailbox</div><div><div>Mailbox</div><div>EDB</div></div><div>SRAM(4KB)</div></div></div>	
<div>Peripheral</div> <div><div>5 ADC, 12-bit, 80 Channels</div><div>199 GPIOs in 7 Groups</div><div>GPT, TIM, TOM, TPTM, RTC</div></div>	<div>Secure Subsystem</div> <div><div>TRNG</div><div>OTP</div><div>Secure Storage</div></div>		

> Presented at RISC-V Summit CHINA 2024

RISC-V Based Crypto – HSM:

- RISC-V (eCore)
- Vector Crypto Extension
- Custom Instruction



	SHA2-256	ECDSA-256	AES128
Our Results	239 MB/s	143 times/s	247 MB/s
Available Main-Stream Solution	98 MB/s	100 times/s	14 MB/s
	Vendor A	Vendor B	Vendor C

> ECARX RISC-V IP Cores

Ecore

RISC-V 32IMC

Embedded Shadow RegFile

Ccore

RISC-V 32x

Computing-Core High Performance

Acore

RISC-V 32IMFCA

Application Processor Supervisor/User Mode with Memory Protection

Rcore

RISC-V 32EMC

Area Reduction for MACE

Xcore

RISC-V 64

Linux, Hypervisor

All copyright shall belong to ECARX.
www.ecarxgroup.com
For any inquiries regarding the poster content,
please contact: lei6.shi@ecarxgroup.com;
mei2.wang@ecarxgroup.com

