

# RISC-V Architectural Functional Verification

David Harris<sup>1</sup>, Jordan Carlin<sup>1</sup>, Corey Hickson<sup>1</sup>, Larry Lapides<sup>2</sup>, Lee Moore<sup>2</sup>, Huda Sajjad<sup>3</sup>, Umer Shahid<sup>3</sup>, Aimee Sutton<sup>2</sup>, Mike Thompson<sup>4</sup>, Rose Thompson<sup>5</sup>, Muhammad Zain<sup>6</sup>

<sup>1</sup>Harvey Mudd College <sup>2</sup>Synopsys <sup>3</sup>10x Engineers <sup>4</sup>OpenHW Foundation <sup>5</sup>Oklahoma State University <sup>6</sup>UET Lahore

## Abstract

*This work describes a comprehensive open functional verification suite for RVA22S64. The tests run on a Device Under Test (DUT) communicating with the ImperasDV reference model via the RISC-V Verification Interface (RVVI). The testbench collects functional coverage while the reference model checks that the DUT demonstrates correct behavior. Lockstep eliminates the burden of generating signatures and the risk of incomplete signatures. The suite contains manually-written privileged coverpoints for virtual memory, CSRs, traps, and PMP as well as automatically-generated coverpoints for all unprivileged instructions.*

## Introduction

RISC-V is an open architecture with low barriers to entry, encouraging a wealth of commercial and open implementations. However, verification is more work than design. The RISC-V ecosystem presently lacks a comprehensive open functional verification suite that can be easily reused across implementations. This work introduces such a suite for RVA22S64 and lower profiles, and for corresponding RV32 extensions.

We target *architectural functional verification*, testing that a RISC-V core implements the architecture specification in an implementation-independent fashion. This work does not attempt to address full design verification, which includes microarchitectural corner cases related to pipeline hazards, memory hierarchy, or asynchronous interrupt timing, nor does it exercise SoC features such as peripherals or shared memory consistency. We provide test plans, SystemVerilog covergroups, and assembly language tests. A key feature is that the tests are run in lockstep with a reference model configured to match the DUT, making the tests easy to write and check. The DUT and reference model communicate over an extended RISC-V Verification Interface (RVVI) [1], which also conveys the architectural state required to measure functional coverage.




Fig. 1 Architectural functional verification flow

Instruction	Type	RV32	RV64	cp_aen_count	cp_rs1	cp_rs2	cp_rd	cp_rs1_corners	cp_rs2_corners	cr_rs1_rs2_corners	cmp_rd_rs1_equal	cmp_rd_rs2_equal	cmp_rs1_rs2	cmp_rd_rs1	cmp_rd_rs2	cmp_rd_rs1_rs2	cp_offset	cp_imm	cp_imm_corners	cp_imm_corners	cp_imm_corners
1 add	R	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
2 addi	I	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
3 addiw	I	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
4 addw	R	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
5 and	R	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
6 andi	I	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
7 auipc	U	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
8 beq	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
9 bge	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
10 bgeu	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
11 blt	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
12 bltu	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
13 bne	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
14 bne	B	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
15 jal	J	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
16 jalr	JR	x	x	x	nx0	x	x	x	x	x	x	x	x	x	x	x					
17 lb	L	x	x	x	nx0	x	x	x	x	x	x	x	x	x	x	x					

Fig. 2 Test plan

spreadsheet; see Fig. 2 for the I extension. The spreadsheet has one row for each instruction, defining the type, whether the instruction applies to RV32 and/or RV64, and which coverpoints are applicable. Certain coverpoints have special variants, such as `jalr cp_rs1` (Fig. 2, row 16), where `nx0` means to exclude testing `x0` because address 0 may not contain usable memory.

Next, run the `covergroupgen` script to parse the testplan CSV files and emit SystemVerilog functional coverage files for each extension. The files contain one covergroup for each instruction with the coverpoints indicated in the testplan, as shown in Fig. 3. For example, the `add` covergroup has coverpoints for each register being used as `rs1`, `rs2`, and `rd`, corner cases for `rs1` and `rs2`, and the `cr_rs1_rs2_corners` cross-product of these corner cases. The

## Architectural Functional Verification

The architectural functional verification suite [2] draws on the Synopsys open-source `riscvISACOV` [3] coverage definitions and sampling methodology, and on the RISC-V International `riscv-arch-test` ACT suite [4]. We support both RV32 and RV64 for all of the mandatory and many optional unprivileged and privileged extensions in the RVA22S64 profile. This includes most of the RVA23S64 features excluding vector and hypervisor.

## Unprivileged Tests

Fig. 1 shows the architectural functional verification flow. Unprivileged verification begins by authoring a testplan

[illegible]

The testgen script produces an assembly language test file for each instruction in each extension for RV32 and RV64. It creates directed random tests that systematically target each coverpoint while randomizing all aspects of the instructions not being covered. Fig. 4 shows an example of some of the `cp_rs1_corners` tests, with the directed values in bold. The unprivileged tests never trap.

```
# Testcase cp_rs1_corners (Test source rs1 value = 0x0)
li x17, 0x00000000 # initialize rs1
li x11, 0x535942e8 # initialize rs2
add x26, x17, x11 # perform operation

# Testcase cp_rs1_corners (Test source rs1 value = 0x1)
li x19, 0x00000001 # initialize rs1
li x3, 0x07bbf8de # initialize rs2
add x13, x19, x3 # perform operation

# Testcase cp_rs1_corners (Test source rs1 value = 0x80000000)
li x2, 0x80000000 # initialize rs1
li x24, 0x197ecbd3 # initialize rs2
add x6, x2, x24 # perform operation
...
```

The tests run in lockstep with a reference model such as ImperasDV via RVVI. Therefore, there is no need for code to generate signatures or check itself, and no risk of failing to check all architectural state that changes, such as fflags.

Privileged testing begins with a human-readable spreadsheet specifying the requirements. Most entries are manually translated into SystemVerilog coverpoints and then into assembly language tests, although some repetitive tests such as exercising all CSRs and all illegal instruction templates are automated.

Virtual memory coverpoints depend on page table entries. We define an extended RVVI interface that adds addresses, page table entries, and page types to check this coverage.

Table 1 summarizes the number of coverpoints and assembly language test instructions produced by the generator scripts. Note that some coverpoints are cross-products with a large number of bins. The tests achieve 100% coverage of the unprivileged coverpoints. Privileged development is at about 50%. This coverage is independent of the device under test, so test coverage only needs to be checked at development time.

Feature	Coverpoints	RV64 Test kLOC
<b>Unprivileged</b>		
I	468	81
M	252	38
A	244	21
Zc{a,b,d,f}	233	14
F, D, Zf{h/a}	1332	2284
Zb{a,b,c,s}	672	80
Zkn	292	13
Zicond	28	4
Zicbo*	in progress	in progress
<b>Privileged</b>		
Zicsr	187	1.6
Zicntr	39	1.9
Exceptions	249	3
Interrupts	187	4
Endian	130	1.5
PMP	In Progress	N/A
Virtual Mem	249	18

- found bad shift in some situations
- fmvb untested and produces garbage
- Certain illegal instructions and CSRs did not trap

- [1] [github.com/riscv-verification/RVVI](https://github.com/riscv-verification/RVVI)
- [2] [github.com/openhwgroup/cvw-arch-verif](https://github.com/openhwgroup/cvw-arch-verif)
- [3] [github.com/riscv-verification/riscvISACOV](https://github.com/riscv-verification/riscvISACOV)
- [4] [github.com/riscv-non-isa/riscv-arch-test](https://github.com/riscv-non-isa/riscv-arch-test)
- [5] [github.com/openhwgroup/cvw](https://github.com/openhwgroup/cvw)
- [6] D. Harris, R. Thompson, J. Stine, and S. Harris, *RISC-V System-on-Chip Design*, Elsevier, 2025.