RISC-V Architectural Functional Verification

David Harris¹, Jordan Carlin¹, Corey Hickson¹, Larry Lapides², Lee Moore², Huda Sajjad³, Umer Shahid³, Aimee Sutton², Mike Thompson⁴, Rose Thompson⁵, Muhammad Zain⁶

¹Harvey Mudd College, ²Synopsys, ³10xEngineers, ⁴OpenHW Foundation, ⁵Oklahoma State University, ⁶UET Lahore





https://github.com/openhwgroup/cvw-arch-verif/

Methodology

- Scope is architectural functional verification
 - Does not cover implementation specific features (caches, branch prediction, etc.)
- Coverage model draws on the Synopsys open-source riscvISACOV covergroup and sampling methodology
- Tests run on a Device Under Test (DUT) communicating with the ImperasDV reference model via the RISC-V Verification Interface (RVVI).
- Testbench collects functional coverage while the reference model checks that the DUT demonstrates correct behavior.

Covergroups

```
covergroup I_add_cg with function sample(ins_t ins);
    option.per_instance = 0;
```

```
cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd) iff (ins.trap = 0 ) {
    //RD register assignment
```

•••		
<pre>cp_rs1_corners : coverpoint</pre>	unsigned'(ins.current.rs1_val) iff (ins.trap = 0)	
wildcard bins zero	$= \{0\};$	
wildcard bins one	<pre>= {32'b000000000000000000000000000000000000</pre>	
wildcard bins two	<pre>= {32'b000000000000000000000000000000000000</pre>	
wildcard bins min	<pre>= {32'b1000000000000000000000000000000000000</pre>	
wildcard bins minp1	= {32'b1000000000000000000000000000000000000	
wildcard bins max	= {32'b01111111111111111111111111;;	
wildcard bins maxm1	= {32'b011111111111111111111111111;;	
wildcard bins ones	= {32'b111111111111111111111111111;;	
wildcard bins onesm1	= {32'b1111111111111111111111111111;;	
wildcard bins alteven	= {32'b101010101010101010101010101010;	
wildcard bins altodd	= {32'b01010101010101010101010101010101;	
wildcard bins random	= {32'b0101101110111001000100001110111};	
}		

Lockstep Simulation with ImperasDV

- Tests run on DUT and ImperasDV reference model simultaneously
 ImperasDV and the DUT communicate over RVVI, checking that the DUT demonstrates correct behavior
- Lockstep eliminates the burden of generating self-checking tests and the risk of false-positives

Testing Flow



endgroup

- Unprivileged covergroups generated by covergroupgen.py script
- Privileged covergroups handwritten from English test plans

Tests

Testcase cp_rd (Test destination rd = x1)
li x15, 0×2df19c49bf9d2b53 # initialize rs1 to a random value
li x3, 0×e21482b7cfc50d6b # initialize rs2 to a random value
add x1, x15, x3 # perform operation
RVTEST_SIGUPD(x5, x1)

. . .

```
# Testcase cp_rd (Test destination rd = x2)
li x24, 0×214606929e470dd7 # initialize rs1 to a random value
li x23, 0×2391fecd330ad053 # initialize rs2 to a random value
add x2, x24, x23 # perform operation
RVTEST_SIGUPD(x5, x2)
```

•••

Testcase cp_rd (Test destination rd = x31)
li x19, 0×ea92d50933697752 # initialize rs1 to a random value
li x22, 0×1d3e035ce1739ac5 # initialize rs2 to a random value
add x31, x19, x22 # perform operation
RVTEST_SIGUPD(x1, x31)

Fig. 1 Architectural functional verification flow

Test Plans

		_						
Instruction	Туре	cp_asm_count	cp_rd	cp_rs1	cp_rs2	cp_rd_corners	cp_rs1_corners	cr_rs1_rs2_corners
lw	L	X	X	nx0		X		
SW	S	X		nx0	X			
addi	Ι	X	X	X		X	X	
add	R	X	X	X	X	X	X	X
sub	R	X	X	X	X	X	X	X
beq	В	X		X	X		X	X
jalr	JR	X	X	nx0				
lui	U	X	X			lui		

Fig. 2 Unprivileged test plan

Instruction Address Branch taken to an address that is an odd multip	coverpoint	covergroup	Sub Feature	Coverpoint Description
cp_instr_adr_misaligned_branchexceptionsmMisalignedPC[1] = 0 and imm[1]=1	cp_instr_adr_misaligned_branch	exceptionsm	Instruction Address Misaligned	Branch taken to an address that is an odd multiple of 2 PC[1] = 0 and imm[1]=1

Unprivileged tests generated by testgen.py script
Privileged tests handwritten from English test plans

Results

Feature	Coverpoints	RV64 Test kLOC	Percent Coverage	
	_	Unprivileged		
Ι	468	81	100%	
Μ	252	38	100%	
Α	244	21	100%	
Zc{a,b,d,f}	233	14	100%	
F, D, Zf{h/a}	1332	2284	100%	
Zb{a,b,c,s}	672	80	100%	
Zkn	292	13	100%	
Zicond	28	4	100%	
Zicbo*	in progress	in progress		
		Privileged		
Zicsr	187	1.6	100%	
Zicntr	39	1.9	100%	
Exceptions	249	3	100%	
Interrupts	187	4	100%	
Endian	130	1.5	100%	
PMP	In Progress	N/A	N/A	
Virtual Mem	irtual Mem 249 18 Sv32 &		Sv32 & Sv39 at 100%	

cp_instr_adr_misaligned_branc h_nottaken	exceptionsm	Instruction Address Misaligned	Each type of branch not taken to an address that is an odd multiple of 2		
cp_instr_adr_misaligned_jal	exceptionsm	Instruction Address Misaligned	jal to an address that is an odd multiple of 2 PC[1] = 0 and imm[1]=1		
cp instr access fault	exceptionsm	Instruction Access Fault	Instruction access fault is raised		
cp_illegal_instruction	exceptionsm	Illegal Instruction	Executing instruction 0x00000000 and 0xFFFFFFF throws an illegal instruction exception.		
Fig. 3 Privileged test plan					

Fig. 4 Size of coverage files, lines of test code, and percentage of coverpoints covered by tests

The tests, covergroups, and lockstep simulation methodology has been demonstrated on the OpenHW Foundation's CORE-V Wally core
Lockstep simulation with ImperasDV has uncovered 9 bugs that were not detected by riscv-arch-test and other custom test suites

fround bad shift in some situations
fmv untested and produced garbage

• certain illegal instructions and CSRs did not trap

Future Work

The teams intends to modify the testing flow to become compatible with the riscv-arch-test framework and to fully integrate the tests into the riscv-arch-test repository. Additionally, the teams plan to add covergroups and tests for the IBM floating point verification framework.