

RISC-V Summit 2025. Paris, France Graham Wilson – Product Group

Processor IP company (RISC-V)

Proven Performance Legacy

Team comprised of veterans from ThunderX2 ARM server chip development, Oracle, MIPS, Intel, Google



Mayfield



Akeana's drive is to enable our SoC customers to success with leading edge performance processor system IP

Akeana Processor IP Product Lines

Akeana 100 Series

Micro-controller, Embedded

32-bit, PMP. 32-bit physical addressing Single to Dual issue In-Order architecture 4-stage to 9-stage pipeline Private L1. Shared Coherent L2 Cache Local ICCM, DCCM Equivalent to ARM Cortex-M and Cortex-R

Akeana 1000 Series

Consumer, Automotive

64-bit, MMU. Up to 57-bit virtual addressing
64-bit, MMU. Up to 57-bit virtual addressing
64-bit, MMU. Up to 57-bit virtual addressing
64-bit, MMU. Up to 9-bit virtual addressing
64-bit, MMU. Up to 9-bit, MMU. Up to

Equivalent to ARM Cortex-


Akeana 5000 Series

Mobile / Data Center, Ultra Performance

64-bit, MMU. Up to 57-bit virtual addressing
6-wide to 10-wide issue Out-of-Order architecture
12-stage pipeline
Private L1, L2 Caching. Shared Coherent L3 Cache
Vector Extension (up to 512-bit). Al Acceleration
Multi-Threaded support (up to 4 threads)


Equivalent to ARM Neoverse N2, N3

Akeana, Leader in Core Performance



AI CPU Compute Evolving

- NVIDIA shifted towards a customizable CPU implementation to achieve required computation performance for AI / HPC
- To achieve required performance in CPU compute array system,
 Simultaneous Multi-Threading (SMT) has been used
 - NVIDIA has planted the SMT flag for AI CPU compute
- Al SoC developers are recognizing this push to higher performance in the CPU Compute array
- Akeana is the leading provider for Multi-core, Multi-Threaded,
 Coherent Infrastructure IP
 - Supported in Akeana 1000 series(In-Order), 5000 series(Out-of-Order), up to 4 threads



NVIDIA'S UPCOMING AI CHIP FAMILY TO REVOLUTIONIZE DATA CENTER PERFORMANCE

Vera Rubin NVL144

3.6 EF FP4 Inference 1.2 EF FP8 Training 3.3X GB300 NVL72

13 TB/s HBM4 75 TB Fast Memory 1.6X

260 TB/s NVLini 2X

28.8 TB/s CX9



88 Custom Arm Cores 176 Threads 1.8 TB/s NVLink-C2C

Sized GPUs

Performance Boost with SMT


DataBase Processing		1 thread	2 threads	4 threads
	Performance Increase *	1.00	1.79x	2.25x
SpecINT Industry Standard Testbench		1 thread	2 threads	4 threads
	Performance Increase *	1.00	1.18x	1.28x


^{*} Numbers based upon current results, subject to change




Performance Data Compute Enabled

- Akeana Al Nonlinear acceleration instructions provide > 10x performance increase (example FP16 datatype with sigmoid, gelu, tanh, exp functions)
 - Benefit of lower core count needed, reducing area and power consumed
 - Supported within Akeana AI Performance library functions
- Implemented with RISC-V Vector Extensions up to 2048-bit VLEN for further data compute acceleration









Accelerating Softmax

- Softmax needs acceleration in 3 domains; vectors,
 Nonlinear functions and data movement
 - Akeana data movement engine IP available to further accelerate Softmax implementations

- Example Softmax implementation running through various vector length computation
 - Auto-vectorization compiler able to efficiently map vectorizable code to Akeana vector cores
 - Ability to map over range of Transformer based models






Performance through Scalability


Single Coherent Cluster

- Utilizes Compute Coherent Block (CCB)
- Shared Coherent Cache, accessed in parallel by all cores
- Up to 8-cores, programmable engines, coherent operation
- Easy scalability to coherent 8-core system
- Al accelerator (GEMM), Customers hardware engines

Scalable Coherent Mesh (Akeana Mesh)

- Utilizes multiple Akeana IP blocks to build up 2D Mesh array
- Single Coherent Cluster (CCB) integrated into 2D Mesh
- AMBA CHI compliant
- Can be built to connect up to 100's of cores, fully coherent
- Akeana provides all the IP blocks, and works with customers to build these larger 2D Mesh coherent interconnect systems





Optimized Data Movement Performance

- Shared memory can be partitioned into separately accessible banks
 - Allows parallel accesses from multiple processors, Matrix Engines
 - Ping-Pong-ing of Banks when processing of large amounts of data between cores
- 2nd external port to AI CCB block
 - Allows dedicated high bandwidth Matrix Data (Activation and Weights) to be pulled into Shared L2 without blocking from Processor accesses



Performance CPU Compute
Performance Data Compute
Performance Scalable Multi-core
Performance Data Movement

Thank you



AKEANA.COM