

Our lockstep verification framework for the **NaxRiscv** OoO superscalar core combines hybrid RTL/ISS simulation via **RVLS**, constrained-random test generation with **RISC-V-DV**, and coverage collection through **Questa/UVM** to enable early detection of corner-case bugs and ensure strict ISA compliance.


## Introduction

We overcome the complexity of modern processor verification by performing lockstep co-simulation of the NaxRiscv RTL using **Verilator** and **Spike ISS**

## Verification strategy

### Automated Verification Pipeline Powered by Jenkins CI

1. Directed Testing
  - Riscv-tests / Riscv-arch-tests (ISA compliance).
2. Real-World Benchmarks
  - CoreMark, Dhrystone, FreeRTOS/Linux boot.
3. Constrained-Random Testing
  - RISC-V-DV (edge cases, interrupts, hazards).
4. Coverage Collection
  - Questa to create coverage report from ISS trace.




## Result Overview

Issue	Triggred exception
I/O memory mapping mismatch	Trap store access fault
Misaligned instructions	Load page fault
CSR configuration mismatch	Missed trap in DUT

## Conclusion

- **Benefits**
  - A lockstep cycle-accurate SoC verification.
  - Fully automated Jenkins CI/CD pipeline.
  - Collection of coverage reports.
  - Early detection of critical corner cases.



- **Perspectives**
  - Automation of coverage reporting merge.
  - Jenkins deploys tests on FPGA via LiTex.
  - Integration of RVFI for a formal verification.

